Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (1 min 26 sec in block)
node - (1 min 25 sec in block)
node block - (1 min 24 sec in block)
stage - (2.9 sec in block)Git Clone
stage block (Git Clone) - (2.4 sec in block)
sh - (0.48 sec in self)rm -rf *.xml
sh - (0.45 sec in self)rm -rf Cores-SweRV
sh - (1.2 sec in self)git clone --recursive --depth=1 https://github.com/chipsalliance/Cores-SweRV Cores-SweRV
stage - (2.3 sec in block)Verilog Convert
stage block (Verilog Convert) - (1.8 sec in block)
dir - (1.4 sec in block)Cores-SweRV
dir block - (1.1 sec in block)
sh - (0.92 sec in self)RV_ROOT=$(pwd) configs/veer.config -set=fpga_optimize=1 -target=default -set=btb_size=128
stage - (1.4 sec in block)Simulation
stage block (Simulation) - (0.91 sec in block)
dir - (0.55 sec in block)Cores-SweRV
dir block - (0.32 sec in block)
echo - (0.1 sec in self)simulation not supported for System Verilog files
stage - (1.6 sec in block)Utilities
stage block (Utilities) - (1.1 sec in block)
dir - (0.81 sec in block)Cores-SweRV
dir block - (0.58 sec in block)
sh - (0.39 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
stage - (1 min 15 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (1 min 14 sec in block)
parallel - (1 min 14 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (1 min 13 sec in block)
stage - (1 min 13 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (1 min 12 sec in block)
lock - (1 min 12 sec in block)digilent_arty_a7_100t
lock block - (1 min 11 sec in block)
stage - (1 min 9 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (1 min 9 sec in block)
dir - (1 min 8 sec in block)Cores-SweRV
dir block - (1 min 8 sec in block)
echo - (0.16 sec in self)Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (1 min 7 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p Cores-SweRV -b digilent_arty_a7_100t
stage - (0.93 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (0.37 sec in block)
getContext - (0.17 sec in self)
stage - (0.65 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.36 sec in block)
getContext - (0.15 sec in self)
stage - (0.8 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.56 sec in block)
junit - (0.28 sec in self)**/*.xml