Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (1 min 1 sec in block)
node - (1 min 1 sec in block)
node block - (1 min 0 sec in block)
stage - (47 sec in block)Git Clone
stage block (Git Clone) - (46 sec in block)
sh - (0.46 sec in self)rm -rf scr1
sh - (45 sec in self)git clone --recursive https://github.com/syntacore/scr1 scr1
stage - (2.2 sec in block)Simulation
stage block (Simulation) - (1.4 sec in block)
dir - (0.97 sec in block)scr1
dir block - (0.67 sec in block)
sh - (0.45 sec in self)iverilog -o simulation.out -g2012 -s scr1_core_top -I src/includes src/core/scr1_clk_ctrl.sv src/core/scr1_core_top.sv src/core/scr1_dm.sv src/core/scr1_dmi.sv src/core/scr1_scu.sv src/core/scr1_tapc.sv src/core/scr1_tapc_shift_reg.sv src/core/scr1_tapc_synchronizer.sv src/core/pipeline/scr1_ipic.sv src/core/pipeline/scr1_pipe_csr.sv src/core/pipeline/scr1_pipe_exu.sv src/core/pipeline/scr1_pipe_hdu.sv src/core/pipeline/scr1_pipe_ialu.sv src/core/pipeline/scr1_pipe_idu.sv src/core/pipeline/scr1_pipe_ifu.sv src/core/pipeline/scr1_pipe_lsu.sv src/core/pipeline/scr1_pipe_mprf.sv src/core/pipeline/scr1_pipe_tdu.sv src/core/pipeline/scr1_pipe_top.sv src/core/pipeline/scr1_tracelog.sv src/core/primitives/scr1_cg.sv src/core/primitives/scr1_reset_cells.sv
stage - (9.3 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (8.7 sec in block)
getContext - (0.31 sec in self)
parallel - (8 sec in block)
parallel block (Branch: colorlight_i9) - (56 ms in block)
stage - (6.6 sec in block)colorlight_i9
stage block (colorlight_i9) - (6.2 sec in block)
getContext - (0.67 sec in self)
stage - (1.7 sec in block)Síntese e PnR
stage block (Síntese e PnR) - (0.59 sec in block)
getContext - (0.14 sec in self)
stage - (1.8 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (0.68 sec in block)
getContext - (0.16 sec in self)
stage - (1.2 sec in block)Teste colorlight_i9
stage block (Teste colorlight_i9) - (0.58 sec in block)
getContext - (0.15 sec in self)
parallel block (Branch: digilent_nexys4_ddr) - (7.4 sec in block)
stage - (6.6 sec in block)digilent_nexys4_ddr
stage block (digilent_nexys4_ddr) - (6.1 sec in block)
getContext - (0.61 sec in self)
stage - (1.7 sec in block)Síntese e PnR
stage block (Síntese e PnR) - (0.7 sec in block)
getContext - (0.16 sec in self)
stage - (1.8 sec in block)Flash digilent_nexys4_ddr
stage block (Flash digilent_nexys4_ddr) - (0.79 sec in block)
getContext - (0.16 sec in self)
stage - (1.2 sec in block)Teste digilent_nexys4_ddr
stage block (Teste digilent_nexys4_ddr) - (0.74 sec in block)
getContext - (0.19 sec in self)
stage - (1.7 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (1.4 sec in block)
dir - (1 sec in block)scr1
dir block - (0.79 sec in block)
sh - (0.59 sec in self)rm -rf *