Skip to content
StepArgumentsStatus
Start of Pipeline - (13 min in block)
node - (13 min in block)
node block - (37 sec in block)
stage - (3.2 sec in block)Git Clone
stage block (Git Clone) - (2.2 sec in block)
sh - (0.71 sec in self)rm -rf nerv
sh - (1 sec in self)git clone --recursive https://github.com/YosysHQ/nerv nerv
stage - (3.4 sec in block)Simulation
stage block (Simulation) - (2.4 sec in block)
dir - (1.5 sec in block)nerv
dir block - (0.97 sec in block)
sh - (0.55 sec in self)iverilog -o simulation.out -g2012 -s nerv nerv.sv
stage - (27 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (26 sec in block)
parallel - (25 sec in block)
parallel block (Branch: colorlight_i9) - (0.12 sec in block)
stage - (22 sec in block)colorlight_i9
stage block (colorlight_i9) - (21 sec in block)
lock - (18 sec in block)colorlight_i9
lock block - (16 sec in block)
stage - (7.7 sec in block)Síntese e PnR
stage block (Síntese e PnR) - (5.7 sec in block)
dir - (4 sec in block)nerv
dir block - (3 sec in block)
echo - (0.37 sec in self)Iniciando síntese para FPGA colorlight_i9.
sh - (1.7 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p nerv -b colorlight_i9
stage - (3.6 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (1.2 sec in block)
getContext - (0.29 sec in self)
stage - (2.6 sec in block)Teste colorlight_i9
stage block (Teste colorlight_i9) - (1.3 sec in block)
getContext - (0.37 sec in self)
parallel block (Branch: digilent_nexys4_ddr) - (23 sec in block)
stage - (22 sec in block)digilent_nexys4_ddr
stage block (digilent_nexys4_ddr) - (20 sec in block)
lock - (18 sec in block)digilent_nexys4_ddr
lock block - (15 sec in block)
stage - (7.7 sec in block)Síntese e PnR
stage block (Síntese e PnR) - (5.3 sec in block)
dir - (3.6 sec in block)nerv
dir block - (2.6 sec in block)
echo - (0.37 sec in self)Iniciando síntese para FPGA digilent_nexys4_ddr.
sh - (1.2 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p nerv -b digilent_nexys4_ddr
stage - (3.6 sec in block)Flash digilent_nexys4_ddr
stage block (Flash digilent_nexys4_ddr) - (1.4 sec in block)
getContext - (0.38 sec in self)
stage - (2.6 sec in block)Teste digilent_nexys4_ddr
stage block (Teste digilent_nexys4_ddr) - (1.5 sec in block)
getContext - (0.33 sec in self)
stage - (2.9 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (2.4 sec in block)
dir - (1.5 sec in block)nerv
dir block - (1 sec in block)
sh - (0.58 sec in self)rm -rf *