Skip to content
StepArgumentsStatus
Start of Pipeline - (14 sec in block)
node - (13 sec in block)
node block - (12 sec in block)
stage - (1 sec in block)Git Clone
stage block (Git Clone) - (0.49 sec in block)
sh - (0.28 sec in self)rm -rf AUK-V-Aethia
stage - (0.9 sec in block)Simulation
stage block (Simulation) - (0.33 sec in block)
getContext - (0.13 sec in self)
stage - (9.5 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (8.9 sec in block)
getContext - (0.27 sec in self)
parallel - (8.3 sec in block)
parallel block (Branch: colorlight_i9) - (56 ms in block)
stage - (6.8 sec in block)colorlight_i9
stage block (colorlight_i9) - (6.2 sec in block)
getContext - (0.66 sec in self)
stage - (1.8 sec in block)Síntese e PnR
stage block (Síntese e PnR) - (0.61 sec in block)
getContext - (0.16 sec in self)
stage - (1.7 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (0.63 sec in block)
getContext - (0.16 sec in self)
stage - (1.2 sec in block)Teste colorlight_i9
stage block (Teste colorlight_i9) - (0.6 sec in block)
getContext - (0.16 sec in self)
parallel block (Branch: digilent_nexys4_ddr) - (7.6 sec in block)
stage - (6.8 sec in block)digilent_nexys4_ddr
stage block (digilent_nexys4_ddr) - (6.1 sec in block)
getContext - (0.61 sec in self)
stage - (1.8 sec in block)Síntese e PnR
stage block (Síntese e PnR) - (0.72 sec in block)
getContext - (0.16 sec in self)
stage - (1.7 sec in block)Flash digilent_nexys4_ddr
stage block (Flash digilent_nexys4_ddr) - (0.69 sec in block)
getContext - (0.16 sec in self)
stage - (1.2 sec in block)Teste digilent_nexys4_ddr
stage block (Teste digilent_nexys4_ddr) - (0.71 sec in block)
getContext - (0.16 sec in self)
stage - (0.94 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.7 sec in block)
junit - (0.45 sec in self)**/test-reports/*.xml