Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (4 min 15 sec in block)
node - (4 min 15 sec in block)
node block - (4 min 14 sec in block)
stage - (2.5 sec in block)Git Clone
stage block (Git Clone) - (2 sec in block)
sh - (0.44 sec in self)rm -rf *.xml
sh - (0.48 sec in self)rm -rf zero-riscy
sh - (0.92 sec in self)git clone --recursive --depth=1 https://github.com/tom01h/zero-riscy zero-riscy
stage - (1.3 sec in block)Simulation
stage block (Simulation) - (0.92 sec in block)
dir - (0.54 sec in block)zero-riscy
dir block - (0.31 sec in block)
echo - (0.11 sec in self)simulation not supported for System Verilog files
stage - (1.7 sec in block)Utilities
stage block (Utilities) - (1.2 sec in block)
dir - (0.91 sec in block)zero-riscy
dir block - (0.62 sec in block)
sh - (0.42 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
stage - (4 min 7 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (4 min 7 sec in block)
parallel - (4 min 7 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (4 min 6 sec in block)
stage - (4 min 6 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (4 min 6 sec in block)
lock - (4 min 5 sec in block)digilent_arty_a7_100t
lock block - (4 min 5 sec in block)
stage - (3 min 53 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (3 min 52 sec in block)
dir - (3 min 52 sec in block)zero-riscy
dir block - (3 min 52 sec in block)
echo - (0.16 sec in self)Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (3 min 51 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p zero-riscy -b digilent_arty_a7_100t
stage - (5.1 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (4.6 sec in block)
dir - (4.3 sec in block)zero-riscy
dir block - (4 sec in block)
echo - (0.17 sec in self)Flashing FPGA digilent_arty_a7_100t.
sh - (3.6 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p zero-riscy -b digilent_arty_a7_100t -l
stage - (6.7 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (6.4 sec in block)
echo - (0.16 sec in self)Testing FPGA digilent_arty_a7_100t.
sh - (0.46 sec in self)echo "Test for FPGA in /dev/ttyUSB1"
sh - (5.6 sec in self)python3 /eda/processor_ci_tests/main.py -b 115200 -s 2 -c /eda/processor_ci_tests/config.json --p /dev/ttyUSB1 -m rv32i -k 0x41525459 -ctm
stage - (0.8 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.55 sec in block)
junit - (0.3 sec in self)**/*.xml