Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (3 min 18 sec in block)
node - (3 min 17 sec in block)
node block - (3 min 16 sec in block)
stage - (3.1 sec in block)Git Clone
stage block (Git Clone) - (2.5 sec in block)
sh - (0.6 sec in self)rm -rf *.xml
sh - (0.58 sec in self)rm -rf rvx
sh - (0.92 sec in self)git clone --recursive --depth=1 https://github.com/rafaelcalcada/rvx rvx
stage - (1.6 sec in block)Simulation
stage block (Simulation) - (1.2 sec in block)
dir - (0.86 sec in block)rvx
dir block - (0.63 sec in block)
sh - (0.4 sec in self)/eda/oss-cad-suite/bin/iverilog -o simulation.out -g2005 -s rvx_core hardware/rvx_core.v
stage - (1.7 sec in block)Utilities
stage block (Utilities) - (1.2 sec in block)
dir - (0.89 sec in block)rvx
dir block - (0.63 sec in block)
sh - (0.4 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
stage - (3 min 8 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (3 min 8 sec in block)
parallel - (3 min 8 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (3 min 7 sec in block)
stage - (3 min 7 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (3 min 7 sec in block)
lock - (3 min 6 sec in block)digilent_arty_a7_100t
lock block - (3 min 6 sec in block)
stage - (2 min 53 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (2 min 52 sec in block)
dir - (2 min 52 sec in block)rvx
dir block - (2 min 52 sec in block)
echo - (0.15 sec in self)Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (2 min 51 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p rvx -b digilent_arty_a7_100t
stage - (6 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (5.5 sec in block)
dir - (5.2 sec in block)rvx
dir block - (4.9 sec in block)
echo - (0.16 sec in self)Flashing FPGA digilent_arty_a7_100t.
sh - (4.5 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p rvx -b digilent_arty_a7_100t -l
stage - (6.7 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (6.4 sec in block)
echo - (0.17 sec in self)Testing FPGA digilent_arty_a7_100t.
sh - (0.46 sec in self)echo "Test for FPGA in /dev/ttyUSB1"
sh - (5.6 sec in self)python3 /eda/processor_ci_tests/main.py -b 115200 -s 2 -c /eda/processor_ci_tests/config.json --p /dev/ttyUSB1 -m rv32i -k 0x41525459
stage - (0.82 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.58 sec in block)
junit - (0.33 sec in self)**/*.xml