Console Output

+ /eda/oss-cad-suite/bin/iverilog -o simulation.out -g2005 -s rvx_core hardware/rvx_core.v