Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (20 min in block)
node - (20 min in block)
node block - (20 min in block)
stage - (3.2 sec in block)Git Clone
stage block (Git Clone) - (2.7 sec in block)
sh - (0.89 sec in self)rm -rf riskow
sh - (1.4 sec in self)git clone --recursive https://github.com/racerxdl/riskow riskow
stage - (1.8 sec in block)Simulation
stage block (Simulation) - (1.3 sec in block)
dir - (0.93 sec in block)riskow
dir block - (0.63 sec in block)
sh - (0.42 sec in self)iverilog -o simulation.out -g2005 -s CPU cpu/alu.v cpu/comp.v cpu/cpu.v cpu/instruction_decoder.v cpu/program_counter.v cpu/register_bank.v
stage - (20 min in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (20 min in block)
parallel - (20 min in block)
parallel block (Branch: colorlight_i9) - (67 ms in block)
stage - (6 min 14 sec in block)colorlight_i9
stage block (colorlight_i9) - (6 min 14 sec in block)
lock - (6 min 13 sec in block)colorlight_i9
lock block - (51 sec in block)
stage - (49 sec in block)Síntese e PnR
stage block (Síntese e PnR) - (48 sec in block)
dir - (48 sec in block)riskow
dir block - (47 sec in block)
echo - (0.29 sec in self)Iniciando síntese para FPGA colorlight_i9.
sh - (47 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p riskow -b colorlight_i9
stage - (1 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (0.39 sec in block)
getContext - (0.16 sec in self)
stage - (0.7 sec in block)Teste colorlight_i9
stage block (Teste colorlight_i9) - (0.38 sec in block)
getContext - (0.16 sec in self)
parallel block (Branch: digilent_nexys4_ddr) - (20 min in block)
stage - (20 min in block)digilent_nexys4_ddr
stage block (digilent_nexys4_ddr) - (20 min in block)
lock - (20 min in block)digilent_nexys4_ddr
lock block - (8 min 48 sec in block)
stage - (8 min 39 sec in block)Síntese e PnR
stage block (Síntese e PnR) - (8 min 38 sec in block)
dir - (8 min 38 sec in block)riskow
dir block - (8 min 37 sec in block)
echo - (0.35 sec in self)Iniciando síntese para FPGA digilent_nexys4_ddr.
sh - (8 min 36 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p riskow -b digilent_nexys4_ddr
stage - (7.2 sec in block)Flash digilent_nexys4_ddr
stage block (Flash digilent_nexys4_ddr) - (6.7 sec in block)
dir - (6.3 sec in block)riskow
dir block - (6 sec in block)
echo - (0.18 sec in self)FPGA digilent_nexys4_ddr bloqueada para flash.
sh - (5.6 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p riskow -b digilent_nexys4_ddr -l
stage - (1.3 sec in block)Teste digilent_nexys4_ddr
stage block (Teste digilent_nexys4_ddr) - (1.1 sec in block)
echo - (0.26 sec in self)Testando FPGA digilent_nexys4_ddr.
dir - (0.47 sec in block)riskow
dir block - (0.19 sec in block)
stage - (1.6 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (1.3 sec in block)
dir - (0.85 sec in block)riskow
dir block - (0.6 sec in block)
sh - (0.4 sec in self)rm -rf *