riscv #82 Pipeline steps [Jenkins]

Step	Arguments			Status
Start of Pipeline - (4 min 2 sec in block)
node - (4 min 1 sec in block)
node block - (2 min 30 sec in block)
stage - (3.1 sec in block)	Git Clone
stage block (Git Clone) - (2.6 sec in block)
sh - (0.57 sec in self)	rm -rf *.xml
sh - (0.46 sec in self)	rm -rf riscv
sh - (1.2 sec in self)	git clone --recursive --depth=1 https://github.com/ultraembedded/riscv riscv
stage - (1.6 sec in block)	Simulation
stage block (Simulation) - (1.2 sec in block)
dir - (0.85 sec in block)	riscv
dir block - (0.61 sec in block)
sh - (0.4 sec in self)	/eda/oss-cad-suite/bin/iverilog -o simulation.out -g2005 -s riscv_core -I core/riscv/ core/riscv/riscv_alu.v core/riscv/riscv_core.v core/riscv/riscv_csr.v core/riscv/riscv_csr_regfile.v core/riscv/riscv_decode.v core/riscv/riscv_decoder.v core/riscv/riscv_defs.v core/riscv/riscv_divider.v core/riscv/riscv_exec.v core/riscv/riscv_fetch.v core/riscv/riscv_issue.v core/riscv/riscv_lsu.v core/riscv/riscv_mmu.v core/riscv/riscv_multiplier.v core/riscv/riscv_pipe_ctrl.v core/riscv/riscv_regfile.v core/riscv/riscv_trace_sim.v core/riscv/riscv_xilinx_2r1w.v
stage - (1.6 sec in block)	Utilities
stage block (Utilities) - (1.2 sec in block)
dir - (0.85 sec in block)	riscv
dir block - (0.6 sec in block)
sh - (0.42 sec in self)	python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
stage - (2 min 22 sec in block)	FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (2 min 22 sec in block)
parallel - (2 min 22 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (2 min 21 sec in block)
stage - (2 min 21 sec in block)	digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (2 min 21 sec in block)
lock - (2 min 20 sec in block)	digilent_arty_a7_100t
lock block - (2 min 20 sec in block)
stage - (2 min 8 sec in block)	Synthesis and PnR
stage block (Synthesis and PnR) - (2 min 7 sec in block)
dir - (2 min 7 sec in block)	riscv
dir block - (2 min 7 sec in block)
echo - (0.15 sec in self)	Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (2 min 6 sec in self)	python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p riscv -b digilent_arty_a7_100t
stage - (5 sec in block)	Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (4.6 sec in block)
dir - (4.2 sec in block)	riscv
dir block - (3.9 sec in block)
echo - (0.16 sec in self)	Flashing FPGA digilent_arty_a7_100t.
sh - (3.6 sec in self)	python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p riscv -b digilent_arty_a7_100t -l
stage - (6.6 sec in block)	Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (6.4 sec in block)
echo - (0.16 sec in self)	Testing FPGA digilent_arty_a7_100t.
sh - (0.44 sec in self)	echo "Test for FPGA in /dev/ttyUSB1"
sh - (5.6 sec in self)	python3 /eda/processor_ci_tests/main.py -b 115200 -s 2 -c /eda/processor_ci_tests/config.json --p /dev/ttyUSB1 -m rv32i -k 0x41525459
stage - (0.76 sec in block)	Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.55 sec in block)
junit - (0.31 sec in self)	*/.xml