Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (15 sec in block)
node - (13 sec in block)
node block - (13 sec in block)
stage - (3.1 sec in block)Git Clone
stage block (Git Clone) - (2.6 sec in block)
sh - (0.47 sec in self)rm -rf *.xml
sh - (0.67 sec in self)rm -rf riscv-atom
sh - (1.2 sec in self)git clone --recursive --depth=1 https://github.com/saursin/riscv-atom riscv-atom
stage - (1.9 sec in block)Simulation
stage block (Simulation) - (1.4 sec in block)
dir - (0.98 sec in block)riscv-atom
dir block - (0.66 sec in block)
sh - (0.47 sec in self)/eda/oss-cad-suite/bin/iverilog -o simulation.out -g2005 -s AtomRV -I rtl/core/ rtl/core/Alu.v rtl/core/AtomRV.v rtl/core/AtomRV_wb.v rtl/core/CSR_Unit.v rtl/core/Decode.v rtl/core/RVC_Aligner.v rtl/core/RVC_Decoder.v rtl/core/RegisterFile.v
stage - (0.95 sec in block)Utilities
stage block (Utilities) - (0.37 sec in block)
getContext - (0.17 sec in self)
stage - (5.7 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (5.2 sec in block)
getContext - (0.27 sec in self)
parallel - (4.5 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (4.1 sec in block)
stage - (3.7 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (3.4 sec in block)
getContext - (0.41 sec in self)
stage - (1 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (0.38 sec in block)
getContext - (0.17 sec in self)
stage - (1 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (0.38 sec in block)
getContext - (0.17 sec in self)
stage - (0.68 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.35 sec in block)
getContext - (0.16 sec in self)
stage - (0.8 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.53 sec in block)
junit - (0.26 sec in self)**/*.xml