Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (20 sec in block)
node - (19 sec in block)
node block - (19 sec in block)
stage - (2 sec in block)Git Clone
stage block (Git Clone) - (1.6 sec in block)
sh - (0.46 sec in self)rm -rf nerv
sh - (0.92 sec in self)git clone --recursive --depth=1 https://github.com/YosysHQ/nerv nerv
stage - (1.4 sec in block)Simulation
stage block (Simulation) - (0.96 sec in block)
dir - (0.57 sec in block)nerv
dir block - (0.31 sec in block)
echo - (0.11 sec in self)simulation not supported for System Verilog files
stage - (1.7 sec in block)Utilities
stage block (Utilities) - (1.2 sec in block)
dir - (0.87 sec in block)nerv
dir block - (0.62 sec in block)
sh - (0.41 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config.json -o /jenkins/processor_ci_utils/labels
stage - (13 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (12 sec in block)
parallel - (12 sec in block)
parallel block (Branch: colorlight_i9) - (59 ms in block)
stage - (10 sec in block)colorlight_i9
stage block (colorlight_i9) - (9.7 sec in block)
lock - (8.9 sec in block)colorlight_i9
lock block - (7.7 sec in block)
stage - (3.4 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (2.2 sec in block)
dir - (1.5 sec in block)nerv
dir block - (1.1 sec in block)
echo - (0.15 sec in self)Starting synthesis for FPGA colorlight_i9.
sh - (0.65 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p nerv -b colorlight_i9
stage - (1.8 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (0.62 sec in block)
getContext - (0.16 sec in self)
stage - (1.5 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (0.63 sec in block)
getContext - (0.17 sec in self)
parallel block (Branch: digilent_arty_a7_100t) - (11 sec in block)
stage - (10 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (10 sec in block)
lock - (9 sec in block)digilent_arty_a7_100t
lock block - (7.8 sec in block)
stage - (3.5 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (2.7 sec in block)
dir - (2 sec in block)nerv
dir block - (1.5 sec in block)
echo - (0.16 sec in self)Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (0.95 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p nerv -b digilent_arty_a7_100t
stage - (1.8 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (0.72 sec in block)
getContext - (0.15 sec in self)
stage - (1.7 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.7 sec in block)
getContext - (0.17 sec in self)
stage - (0.76 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.54 sec in block)
junit - (0.27 sec in self)**/test-reports/*.xml