Skip to content

Console Output

simulation not supported for System Verilog files