Skip to content
[Jenkins]Jenkins
log in

Workspace

/ mriscv /
.git
.Xil
board
mriscv_apb
mriscv_axi
mriscvcore
.gitignoreMay 11, 2025, 4:54:05 AM537 B
.gitmodulesMay 11, 2025, 4:54:05 AM95 B
build_digilent_arty_a7_100t.tclMay 11, 2025, 4:54:13 AM2.84 KiB
clockInfo.txtMay 11, 2025, 4:56:32 AM375 B
demo1.pdfMay 11, 2025, 4:54:06 AM571.17 KiB
digilent_arty_a7_100t.bitMay 11, 2025, 4:58:39 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 11, 2025, 4:56:46 AM16.56 KiB
digilent_arty_a7_control_sets.rptMay 11, 2025, 4:56:45 AM12.48 KiB
digilent_arty_a7_drc.rptMay 11, 2025, 4:58:10 AM2.36 KiB
digilent_arty_a7_io.rptMay 11, 2025, 4:56:45 AM96.82 KiB
digilent_arty_a7_power.rptMay 11, 2025, 4:58:12 AM8.55 KiB
digilent_arty_a7_route_status.rptMay 11, 2025, 4:58:08 AM651 B
digilent_arty_a7_timing.rptMay 11, 2025, 4:58:10 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 11, 2025, 4:56:45 AM3.09 KiB
digilent_arty_a7_utilization_place.rptMay 11, 2025, 4:56:45 AM10.57 KiB
fully-synthesized-trng.pdfMay 11, 2025, 4:54:06 AM1.02 MiB
LICENSEMay 11, 2025, 4:54:05 AM2.43 KiB
mriscv.jpgMay 11, 2025, 4:54:06 AM44.89 KiB
mriscv.pdfMay 11, 2025, 4:54:06 AM3.79 MiB
PID4063257.pdfMay 11, 2025, 4:54:05 AM297.13 KiB
processor_ci_defines.vhMay 11, 2025, 4:54:13 AM300 B
README.mdMay 11, 2025, 4:54:05 AM2.12 KiB
simulation.outMay 11, 2025, 4:54:08 AM173.59 KiB