


A 130nm 32-bit RISC-V microcontroller



@onchipUIS



Who we are

FPGA Programmers
PCB makers

Enthusiasts

Hungry-learn students
Learning and research
environment

Academia

**Industry
expertise**



(Ph.D. students each 2+
yrs exp)

Proven-silicon
Circuit-design skills





A 32-bit RISC-V based microcontroller

RISC-V



Some more details

- TSMC 130nm GP
- I/O standard lib 2.5V
- Regular VT cell lib
- +Some crafted cells
- Tested from 100kHz to 200MHz
-
- 64 pins
- Core+interfaces area:
- 800μm x 480μm



Performance



	μRISC-V
ISA	RV32IM
Architecture	Single-Issue In-Order 3-stage
Process	TSMC 130nm GP
Die Area	2.1mm x 2.1mm
uP core area	0.12 mm ² !
Max. Frequency	100MHz
Core Voltage	1.2 V
I/O Voltage	2.5V
Core Dynamic Power	132 μW/MHz *
1.2V Current @2.5MHz	1.8mA


**! Fully constrained clock and loads for SSLHH corner.
Zero skew CTS.**


*** Measured at 100MHz running three while loops.**


Clock Frequency [MHz]	Total Current (1.2V and 2.5V supplies) [mA]
2.5	2.5
5	4.62
8.8	5.01
10	5.12
20	6.13
40	8.10
60	10.20
80	12.18
100	14.13
120	16.14
140	18.09
160	20.06
180	21.89
200	23.76

Chip-on-board









Give sth that has no bugs



Atmel

ATMEL SAMD21 ERRATA

Atmel SAM D21E / SAM D21G / SAM D21J [DATASHEET] 1027

Atmel-42181K-SAM-D21_Datasheet_Complete-03/2015


3 – On pin PA24 and PA25 the pull-up and pull-down configuration is not disabled automatically when alternative pin function is enabled.

Errata reference: 12368

Fix/Workaround:

For pin PA24 and PA25, the GPIO pull-up and pull-down must be disabled before enabling alternative functions on them.


https://github.com/onchipuis





OnchipUIS
onchipuis


Not a typical research group, we are makers of IDEAS and THINGS. Ideas that you can test. High-Speed interfaces, A-MS circuits and biomedical systems.

Edit profile

 Universidad Industrial de San...

 Bucaramanga, Santander, Co...

 <https://twitter.com/onchipUIS>

 Joined on Sep 9, 2016

Overview

Repositories 7

Stars 0

Followers 0

Following 0

Popular repositories

Customize your pinned repositories

mriscv
A 32-bit Microcontroller featuring a RISC-V core
★ 0 Eagle

mriscvcore
A 32-bit RISC-V processor for mriscv project
★ 0 Verilog

mriscvprog
A programmer for mriscv or mriscv_vivado using MPSSE SPI FTDI cable.
★ 0 C

mriscv_vivado
A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.
★ 0 Verilog

spixio-gui
A GUI for handling SPIX verilog library using a MPSSE cable.
★ 0 C


spixio
A simple SPI IO vivado module that handles outputs and inputs.
★ 0

11 contributions in the last year

Contribution settings ▾

	Oct	Nov	Dec	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep
Mon												
Wed												
Fri												

Learn how we count contributions.

Less  More

onchipuis / mriscv

Watch 0 Star 0 Fork 0

Code Issues 0 Pull requests 0 Projects 0 Wiki Pulse Graphs Settings

A 32-bit Microcontroller featuring a RISC-V core — Edit

5 commits 1 branch 0 releases 0 contributors

Branch: master New pull request

Create new file Upload files Find file Clone or download

Ckristian Duran Add board things		Latest commit 6e335db 5 days ago
board	Add board things	5 days ago
mriscv_apb	workaround	9 days ago
mriscv_axi	workaround	9 days ago
README.md	Toolchain generation	6 days ago

README.md

mriscv

Building a pure RV32I Toolchain

The default settings in the [riscv-tools](#) build scripts will build a compiler, assembler and linker that can target any RISC-V ISA, but the libraries are built for RV32G and RV64G targets. Follow the instructions below to build a complete toolchain (including libraries) that target a pure RV32I CPU.

The following commands will build the RISC-V gnu toolchain and libraries for a pure RV32I target, and install it in `/opt/riscv32i` :

The screenshot displays the spixio-gui application interface. The main window is a code editor showing the 'spi_init' function in C. A 'Debug' window is open at the top, showing the source code. A 'spixio-gui' dialog box is open in the foreground, displaying SPI configuration details: 'SPI(0) 0x2 0x8 0x4036014 0x104 (0x0), C232HM-VSW3V3'. It shows 8 input and 8 output bits. A table displays I/O values for 8 inputs and 8 outputs. The 'Output 3' row is highlighted, showing the value '11101011'. At the bottom, a 'Logs & others' window shows build messages from the GNU GCC Compiler, including a warning about a format string mismatch.

spixio-gui

Welcome to spix I/O handler!
Number of available SPI channels = 2

Debug

dafx.h x spixio-gtk.c x spixio.h x spixio-gui.h x spixio-gtk.h x libMPSSE_spi.h x ftd2xx.h x

```

y = 255;

b_open;

ClockRate = SPI_CLOCK_RATE_HZ;
LatencyTimer = latency;
configOptions = SPI_CONFIG_OPTION_MODE0 | SPI_CONFIG_OPTION_CS_DBUS3 | SPI_CONFIG_OPTION_CS_ACTIVATELOW;
Pin = 0x00000000; /*According to manual, this is not needed because directions of pins are overridden in SPI*/

ary */

E();

GetNumChannels(&channels);
APP_CHECK_STATUS(status);
printf("Number of available SPI channels = %d\n", (int)channels);

if(channels>0)
{
    // NO, WE ARENT GOING TO FUCKING OPEN THE FIRST AVAILABLE
    // WE'LL SEARCH OUR PROGRAMMER
    dev_to_open = 0xFFFFFFFF;
    for(i = 0; i < channels; i++){
        status = SPI_GetChannelInfo (i,&devList);
        APP_CHECK_STATUS(status);

        if(devList.Flags == 0x2 && devList.Type == 0x8 && devList
        {
            dev_to_open = i;
            break;
        }
    }
    if(dev_to_open == 0xFFFFFFFF) return 0;

    status = SPI_OpenChannel(dev_to_open,&ftHandle);
    APP_CHECK_STATUS(status);

    status = SPI_InitChannel(ftHandle,&channelConf);
}
else return 0;

GSPI_DONE = 1;
sprintf(GSPI_NAME, "SPI(%u) 0x%x 0x%x 0x%x 0x%x (0x%x), %s(%s) \\",
i, devList.Flags, devList.Type, devList.ID, devList.LocId, devList
return 1;
}

```

spixio-gui

Archivo Editor Ayuda

SPI(0) 0x2 0x8 0x4036014 0x104 (0x0), C232HM-VSW3V3

Word bits: 8

Inputs: 8

Outputs: 8

Input		Output	
I/O	Value	I/O	Value
Input 1	01100110	Output 1	01100110
Input 2	01100110	Output 2	01100110
Input 3	00000000	Output 3	11101011
Input 4	00000000	Output 4	00000000
Input 5	00000000	Output 5	00000000
Input 6	00000000	Output 6	00000000
Input 7	00000000	Output 7	00000000
Input 8	00000000	Output 8	00000000

Change Radix Detect again Update Auto Update

Logs & others

Code::Blocks Search results Build log Build messages Debugger


File Line Message

```


=== Build: Debug in spixio-gui (compiler: GNU GCC Compiler) ===
/media/Data/Do...
In function 'spi_init':
/media/Data/Do... 239 warning: format '%x' expects argument of type 'unsigned int', but argument 8 has type '...'
=== Build finished: 0 error(s), 1 warning(s) (0 minute(s), 4 second(s)) ===
=== Run: Debug in spixio-gui (compiler: GNU GCC Compiler) ===

```


/media/Data/Documents/Documents/CIDIC/SPI_Generic/spixio-gui/spixio.c Unix (LF) UTF-8 Line 222, Column 87 Insert Read/Write default








Lot of circuits, lot of skills



Diving into...




Some more details



A New Kind of Market



*Logo programming →
New programming model*



Thanks to:

- SAMPA Project
- ALICE-CERN
- Clifford Wolf
- RISC-V foundation
- Oshpark
- TPT

What else we are doing:

- LPDDR3/LPDDR4 PCS + PMA
- USB 3.1 PCS + PMA (10Gb/s)
- LPDDR3/4 UVM VIP
- Circuits for Security: Lite key exchanging, TRNGs
- Research on CDR architectures
- Research on lite CNN
- Research on DFE + on-fly offset correction

New chip has just arrived!



Funding is welcome

- Kickstarter microcontroller for a try to replace Atmel SAMD21? → \$350k for 70k packaged and tested chips, 2 revisions!
- Share MPW costs with more teams. **Any school or private group want to team up?**
- Foundries should start looking at these initiatives and fund “free” prototype silicon. **High-level contacts are welcome.**
- USB 2.0/3.1 PHY effort on indiegogo?
- Maybe RaspberryPi or Arduino guys are willing to get some really open silicon?

IDEAS ARE WELCOME

Demo before dinner, tonight!