Skip to content
StepArgumentsStatus
Start of Pipeline - (5 min 5 sec in block)
node - (5 min 4 sec in block)
node block - (20 sec in block)
stage - (2.4 sec in block)Git Clone
stage block (Git Clone) - (1.8 sec in block)
sh - (0.59 sec in self)rm -rf mr1
sh - (0.91 sec in self)git clone --recursive --depth=1 https://github.com/tomverbeure/mr1 mr1
stage - (2 sec in block)Verilog Convert
stage block (Verilog Convert) - (1.4 sec in block)
dir - (0.99 sec in block)mr1
dir block - (0.69 sec in block)
sh - (0.47 sec in self)sbt "run-main mr1.MR1Verilog"
stage - (0.96 sec in block)Simulation
stage block (Simulation) - (0.38 sec in block)
getContext - (0.17 sec in self)
stage - (0.97 sec in block)Utilities
stage block (Utilities) - (0.4 sec in block)
getContext - (0.16 sec in self)
stage - (12 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (12 sec in block)
getContext - (0.26 sec in self)
parallel - (11 sec in block)
parallel block (Branch: colorlight_i9) - (51 ms in block)
stage - (9.8 sec in block)colorlight_i9
stage block (colorlight_i9) - (9.3 sec in block)
getContext - (0.65 sec in self)
stage - (1.7 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (0.62 sec in block)
getContext - (0.16 sec in self)
stage - (2.7 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (0.61 sec in block)
getContext - (0.17 sec in self)
stage - (3 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (1.6 sec in block)
getContext - (0.38 sec in self)
parallel block (Branch: digilent_arty_a7_100t) - (10 sec in block)
stage - (9.9 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (9.2 sec in block)
getContext - (0.61 sec in self)
stage - (1.7 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (0.73 sec in block)
getContext - (0.15 sec in self)
stage - (3.1 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (1 sec in block)
getContext - (0.36 sec in self)
stage - (2.9 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (1.9 sec in block)
getContext - (0.36 sec in self)
stage - (0.82 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.58 sec in block)
junit - (0.27 sec in self)**/test-reports/*.xml