Start of Pipeline - (56 sec in block) | | | |
|
node - (55 sec in block) | | | |
|
node block - (55 sec in block) | | | |
|
stage - (4.5 sec in block) | Git Clone | | |
|
stage block (Git Clone) - (3.9 sec in block) | | | |
|
sh - (0.44 sec in self) | rm -rf *.xml | | |
|
sh - (0.46 sec in self) | rm -rf ibex | | |
|
sh - (2.8 sec in self) | git clone --recursive --depth=1 https://github.com/lowRISC/ibex ibex | | |
|
stage - (1.4 sec in block) | Simulation | | |
|
stage block (Simulation) - (0.95 sec in block) | | | |
|
dir - (0.58 sec in block) | ibex | | |
|
dir block - (0.32 sec in block) | | | |
|
echo - (0.1 sec in self) | simulation not supported for System Verilog files | | |
|
stage - (1.7 sec in block) | Utilities | | |
|
stage block (Utilities) - (1.2 sec in block) | | | |
|
dir - (0.9 sec in block) | ibex | | |
|
dir block - (0.63 sec in block) | | | |
|
sh - (0.42 sec in self) | python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels | | |
|
stage - (46 sec in block) | FPGA Build Pipeline | | |
|
stage block (FPGA Build Pipeline) - (45 sec in block) | | | |
|
parallel - (45 sec in block) | | | |
|
parallel block (Branch: digilent_arty_a7_100t) - (44 sec in block) | | | |
|
stage - (44 sec in block) | digilent_arty_a7_100t | | |
|
stage block (digilent_arty_a7_100t) - (44 sec in block) | | | |
|
lock - (43 sec in block) | digilent_arty_a7_100t | | |
|
lock block - (42 sec in block) | | | |
|
stage - (40 sec in block) | Synthesis and PnR | | |
|
stage block (Synthesis and PnR) - (40 sec in block) | | | |
|
dir - (39 sec in block) | ibex | | |
|
dir block - (39 sec in block) | | | |
|
echo - (0.15 sec in self) | Starting synthesis for FPGA digilent_arty_a7_100t. | | |
|
sh - (39 sec in self) | python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p ibex -b digilent_arty_a7_100t | | |
|
stage - (0.96 sec in block) | Flash digilent_arty_a7_100t | | |
|
stage block (Flash digilent_arty_a7_100t) - (0.36 sec in block) | | | |
|
getContext - (0.15 sec in self) | | | |
|
stage - (0.68 sec in block) | Test digilent_arty_a7_100t | | |
|
stage block (Test digilent_arty_a7_100t) - (0.37 sec in block) | | | |
|
getContext - (0.16 sec in self) | | | |
|
stage - (0.78 sec in block) | Declarative: Post Actions | | |
|
stage block (Declarative: Post Actions) - (0.53 sec in block) | | | |
|
junit - (0.27 sec in self) | **/*.xml | | |
|