Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (19 sec in block)
node - (18 sec in block)
node block - (17 sec in block)
stage - (4 sec in block)Git Clone
stage block (Git Clone) - (3.5 sec in block)
sh - (0.47 sec in self)rm -rf ibex
sh - (2.8 sec in self)git clone --recursive --depth=1 https://github.com/lowRISC/ibex ibex
stage - (2 sec in block)Simulation
stage block (Simulation) - (1.4 sec in block)
dir - (0.97 sec in block)ibex
dir block - (0.65 sec in block)
sh - (0.47 sec in self)/eda/oss-cad-suite/bin/iverilog -o simulation.out -g2012 -s ibex_core -I syn/rtl/ rtl/ibex_alu.sv rtl/ibex_branch_predict.sv rtl/ibex_compressed_decoder.sv rtl/ibex_controller.sv rtl/ibex_core.sv rtl/ibex_counter.sv rtl/ibex_cs_registers.sv rtl/ibex_csr.sv rtl/ibex_decoder.sv rtl/ibex_dummy_instr.sv rtl/ibex_ex_block.sv rtl/ibex_fetch_fifo.sv rtl/ibex_icache.sv rtl/ibex_id_stage.sv rtl/ibex_if_stage.sv rtl/ibex_load_store_unit.sv rtl/ibex_lockstep.sv rtl/ibex_multdiv_fast.sv rtl/ibex_multdiv_slow.sv rtl/ibex_pkg.sv rtl/ibex_pmp.sv rtl/ibex_prefetch_buffer.sv rtl/ibex_register_file_ff.sv rtl/ibex_register_file_fpga.sv rtl/ibex_register_file_latch.sv rtl/ibex_top.sv rtl/ibex_top_tracing.sv rtl/ibex_tracer.sv rtl/ibex_tracer_pkg.sv rtl/ibex_wb_stage.sv
stage - (1 sec in block)Utilities
stage block (Utilities) - (0.42 sec in block)
getContext - (0.21 sec in self)
stage - (9.3 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (8.8 sec in block)
getContext - (0.27 sec in self)
parallel - (8.1 sec in block)
parallel block (Branch: colorlight_i9) - (52 ms in block)
stage - (6.7 sec in block)colorlight_i9
stage block (colorlight_i9) - (6.3 sec in block)
getContext - (0.74 sec in self)
stage - (1.7 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (0.57 sec in block)
getContext - (0.16 sec in self)
stage - (1.7 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (0.61 sec in block)
getContext - (0.16 sec in self)
stage - (1.2 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (0.66 sec in block)
getContext - (0.22 sec in self)
parallel block (Branch: digilent_arty_a7_100t) - (7.5 sec in block)
stage - (6.7 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (6.2 sec in block)
getContext - (0.65 sec in self)
stage - (1.7 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (0.76 sec in block)
getContext - (0.17 sec in self)
stage - (1.6 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (0.7 sec in block)
getContext - (0.16 sec in self)
stage - (1.3 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.76 sec in block)
getContext - (0.15 sec in self)
stage - (0.81 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.58 sec in block)
junit - (0.31 sec in self)**/test-reports/*.xml