Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (54 min in block)
node - (54 min in block)
node block - (54 min in block)
stage - (9.9 sec in block)Git Clone
stage block (Git Clone) - (9.4 sec in block)
sh - (0.5 sec in self)rm -rf e203_hbirdv2
sh - (8.7 sec in self)git clone --recursive https://github.com/riscv-mcu/e203_hbirdv2 e203_hbirdv2
stage - (2.1 sec in block)Simulation
stage block (Simulation) - (1.7 sec in block)
dir - (1.3 sec in block)e203_hbirdv2
dir block - (1.1 sec in block)
sh - (0.92 sec in self)
stage - (54 min in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (54 min in block)
parallel - (54 min in block)
parallel block (Branch: colorlight_i9) - (45 ms in block)
stage - (30 min in block)colorlight_i9
stage block (colorlight_i9) - (30 min in block)
lock - (30 min in block)colorlight_i9
lock block - (6.1 sec in block)
stage - (3.9 sec in block)Síntese e PnR
stage block (Síntese e PnR) - (3.3 sec in block)
dir - (2.6 sec in block)e203_hbirdv2
dir block - (2.3 sec in block)
echo - (0.28 sec in self)Iniciando síntese para FPGA colorlight_i9.
sh - (1.6 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p e203_hbirdv2 -b colorlight_i9
stage - (0.98 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (0.41 sec in block)
getContext - (0.18 sec in self)
stage - (0.67 sec in block)Teste colorlight_i9
stage block (Teste colorlight_i9) - (0.38 sec in block)
getContext - (0.17 sec in self)
parallel block (Branch: digilent_nexys4_ddr) - (54 min in block)
stage - (54 min in block)digilent_nexys4_ddr
stage block (digilent_nexys4_ddr) - (54 min in block)
lock - (54 min in block)digilent_nexys4_ddr
lock block - (1 min 12 sec in block)
stage - (1 min 10 sec in block)Síntese e PnR
stage block (Síntese e PnR) - (1 min 9 sec in block)
dir - (1 min 9 sec in block)e203_hbirdv2
dir block - (1 min 8 sec in block)
echo - (0.34 sec in self)Iniciando síntese para FPGA digilent_nexys4_ddr.
sh - (1 min 8 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p e203_hbirdv2 -b digilent_nexys4_ddr
stage - (0.95 sec in block)Flash digilent_nexys4_ddr
stage block (Flash digilent_nexys4_ddr) - (0.38 sec in block)
getContext - (0.16 sec in self)
stage - (0.66 sec in block)Teste digilent_nexys4_ddr
stage block (Teste digilent_nexys4_ddr) - (0.34 sec in block)
getContext - (0.14 sec in self)
stage - (1.6 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (1.3 sec in block)
dir - (0.95 sec in block)e203_hbirdv2
dir block - (0.69 sec in block)
sh - (0.47 sec in self)rm -rf *