Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (1 min 13 sec in block)
node - (1 min 12 sec in block)
node block - (1 min 11 sec in block)
stage - (8 sec in block)Git Clone
stage block (Git Clone) - (7.5 sec in block)
sh - (0.46 sec in self)rm -rf e203_hbirdv2
sh - (6.8 sec in self)git clone --recursive --depth=1 https://github.com/riscv-mcu/e203_hbirdv2 e203_hbirdv2
stage - (2.2 sec in block)Simulation
stage block (Simulation) - (1.7 sec in block)
dir - (1.4 sec in block)e203_hbirdv2
dir block - (1.1 sec in block)
sh - (0.92 sec in self)
stage - (1.9 sec in block)Utilities
stage block (Utilities) - (1.5 sec in block)
dir - (1 sec in block)e203_hbirdv2
dir block - (0.82 sec in block)
sh - (0.61 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config.json -o /jenkins/processor_ci_utils/labels
stage - (58 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (57 sec in block)
parallel - (57 sec in block)
parallel block (Branch: colorlight_i9) - (51 ms in block)
stage - (10 sec in block)colorlight_i9
stage block (colorlight_i9) - (9.7 sec in block)
lock - (8.7 sec in block)colorlight_i9
lock block - (7.7 sec in block)
stage - (3 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (2.5 sec in block)
dir - (2 sec in block)e203_hbirdv2
dir block - (1.7 sec in block)
echo - (0.15 sec in self)Starting synthesis for FPGA colorlight_i9.
sh - (1.3 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p e203_hbirdv2 -b colorlight_i9
stage - (1.8 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (0.74 sec in block)
getContext - (0.32 sec in self)
stage - (1.8 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (1.3 sec in block)
getContext - (0.93 sec in self)
parallel block (Branch: digilent_arty_a7_100t) - (56 sec in block)
stage - (55 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (55 sec in block)
lock - (54 sec in block)digilent_arty_a7_100t
lock block - (43 sec in block)
stage - (41 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (40 sec in block)
dir - (40 sec in block)e203_hbirdv2
dir block - (39 sec in block)
echo - (0.32 sec in self)Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (39 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p e203_hbirdv2 -b digilent_arty_a7_100t
stage - (0.95 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (0.36 sec in block)
getContext - (0.15 sec in self)
stage - (0.7 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.36 sec in block)
getContext - (0.16 sec in self)
stage - (0.8 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.54 sec in block)
junit - (0.27 sec in self)**/test-reports/*.xml