Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (1 min 53 sec in block)
node - (1 min 52 sec in block)
node block - (1 min 52 sec in block)
stage - (2.6 sec in block)Git Clone
stage block (Git Clone) - (2.1 sec in block)
sh - (0.67 sec in self)rm -rf cve2
sh - (1.2 sec in self)git clone --recursive --depth=1 https://github.com/openhwgroup/cve2 cve2
stage - (1.4 sec in block)Simulation
stage block (Simulation) - (0.91 sec in block)
dir - (0.56 sec in block)cve2
dir block - (0.32 sec in block)
echo - (0.11 sec in self)simulation not supported for System Verilog files
stage - (1.9 sec in block)Utilities
stage block (Utilities) - (1.4 sec in block)
dir - (1 sec in block)cve2
dir block - (0.85 sec in block)
sh - (0.65 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config.json -o /jenkins/processor_ci_utils/labels
stage - (1 min 45 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (1 min 44 sec in block)
parallel - (1 min 44 sec in block)
parallel block (Branch: colorlight_i9) - (50 ms in block)
stage - (11 sec in block)colorlight_i9
stage block (colorlight_i9) - (11 sec in block)
lock - (10 sec in block)colorlight_i9
lock block - (10 sec in block)
stage - (7.7 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (7.2 sec in block)
dir - (6.5 sec in block)cve2
dir block - (6.1 sec in block)
echo - (0.15 sec in self)Starting synthesis for FPGA colorlight_i9.
sh - (5.6 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p cve2 -b colorlight_i9
stage - (0.98 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (0.41 sec in block)
getContext - (0.19 sec in self)
stage - (0.68 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (0.37 sec in block)
getContext - (0.15 sec in self)
parallel block (Branch: digilent_arty_a7_100t) - (1 min 43 sec in block)
stage - (1 min 42 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (1 min 42 sec in block)
lock - (1 min 41 sec in block)digilent_arty_a7_100t
lock block - (1 min 41 sec in block)
stage - (1 min 38 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (1 min 38 sec in block)
dir - (1 min 37 sec in block)cve2
dir block - (1 min 37 sec in block)
echo - (0.17 sec in self)Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (1 min 36 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p cve2 -b digilent_arty_a7_100t
stage - (0.96 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (0.37 sec in block)
getContext - (0.17 sec in self)
stage - (0.65 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.34 sec in block)
getContext - (0.15 sec in self)
stage - (0.73 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.51 sec in block)
junit - (0.25 sec in self)**/test-reports/*.xml