Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (15 sec in block)
node - (14 sec in block)
node block - (14 sec in block)
stage - (2.9 sec in block)Git Clone
stage block (Git Clone) - (2.4 sec in block)
sh - (0.47 sec in self)rm -rf *.xml
sh - (0.47 sec in self)rm -rf cva5
sh - (1.2 sec in self)git clone --recursive --depth=1 https://github.com/openhwgroup/cva5 cva5
stage - (1.4 sec in block)Simulation
stage block (Simulation) - (0.95 sec in block)
dir - (0.57 sec in block)cva5
dir block - (0.3 sec in block)
echo - (0.1 sec in self)simulation not supported for System Verilog files
stage - (3.2 sec in block)Utilities
stage block (Utilities) - (2.7 sec in block)
dir - (2.2 sec in block)cva5
dir block - (0.68 sec in block)
sh - (0.45 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
stage - (5.6 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (5 sec in block)
getContext - (0.27 sec in self)
parallel - (4.3 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (4 sec in block)
stage - (3.6 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (3.3 sec in block)
getContext - (0.35 sec in self)
stage - (0.97 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (0.4 sec in block)
getContext - (0.17 sec in self)
stage - (0.92 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (0.36 sec in block)
getContext - (0.15 sec in self)
stage - (0.65 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.35 sec in block)
getContext - (0.15 sec in self)
stage - (0.76 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.51 sec in block)
junit - (0.26 sec in self)**/*.xml