Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (5 min 14 sec in block)
node - (5 min 14 sec in block)
node block - (5 min 13 sec in block)
stage - (2.4 sec in block)Git Clone
stage block (Git Clone) - (1.9 sec in block)
sh - (0.46 sec in self)rm -rf biriscv
sh - (1.2 sec in self)git clone --recursive https://github.com/ultraembedded/biriscv biriscv
stage - (1.9 sec in block)Simulation
stage block (Simulation) - (1.4 sec in block)
dir - (1 sec in block)biriscv
dir block - (0.83 sec in block)
sh - (0.4 sec in self)iverilog -o simulation.out -g2005 -s riscv_core -I src/core src/core/biriscv_alu.v src/core/biriscv_csr.v src/core/biriscv_csr_regfile.v src/core/biriscv_decode.v src/core/biriscv_decoder.v src/core/biriscv_defs.v src/core/biriscv_divider.v src/core/biriscv_exec.v src/core/biriscv_fetch.v src/core/biriscv_frontend.v src/core/biriscv_issue.v src/core/biriscv_lsu.v src/core/biriscv_mmu.v src/core/biriscv_multiplier.v src/core/biriscv_npc.v src/core/biriscv_pipe_ctrl.v src/core/biriscv_regfile.v src/core/biriscv_trace_sim.v src/core/biriscv_xilinx_2r1w.v src/core/riscv_core.v
stage - (5 min 7 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (5 min 6 sec in block)
parallel - (5 min 6 sec in block)
parallel block (Branch: colorlight_i9) - (67 ms in block)
stage - (3 min 56 sec in block)colorlight_i9
stage block (colorlight_i9) - (3 min 56 sec in block)
lock - (3 min 55 sec in block)colorlight_i9
lock block - (3 min 54 sec in block)
stage - (3 min 38 sec in block)Síntese e PnR
stage block (Síntese e PnR) - (3 min 38 sec in block)
dir - (3 min 37 sec in block)biriscv
dir block - (3 min 37 sec in block)
echo - (0.16 sec in self)Iniciando síntese para FPGA colorlight_i9.
sh - (3 min 36 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p biriscv -b colorlight_i9
stage - (14 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (13 sec in block)
dir - (13 sec in block)biriscv
dir block - (12 sec in block)
echo - (0.18 sec in self)FPGA colorlight_i9 bloqueada para flash.
sh - (12 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p biriscv -b colorlight_i9 -l
stage - (1.3 sec in block)Teste colorlight_i9
stage block (Teste colorlight_i9) - (1 sec in block)
echo - (0.22 sec in self)Testando FPGA colorlight_i9.
dir - (0.42 sec in block)biriscv
dir block - (0.15 sec in block)
parallel block (Branch: digilent_nexys4_ddr) - (5 min 5 sec in block)
stage - (5 min 5 sec in block)digilent_nexys4_ddr
stage block (digilent_nexys4_ddr) - (5 min 4 sec in block)
lock - (5 min 3 sec in block)digilent_nexys4_ddr
lock block - (5 min 3 sec in block)
stage - (4 min 54 sec in block)Síntese e PnR
stage block (Síntese e PnR) - (4 min 53 sec in block)
dir - (4 min 52 sec in block)biriscv
dir block - (4 min 52 sec in block)
echo - (0.13 sec in self)Iniciando síntese para FPGA digilent_nexys4_ddr.
sh - (4 min 51 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p biriscv -b digilent_nexys4_ddr
stage - (7.1 sec in block)Flash digilent_nexys4_ddr
stage block (Flash digilent_nexys4_ddr) - (6.6 sec in block)
dir - (6.2 sec in block)biriscv
dir block - (5.9 sec in block)
echo - (0.16 sec in self)FPGA digilent_nexys4_ddr bloqueada para flash.
sh - (5.6 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p biriscv -b digilent_nexys4_ddr -l
stage - (1.4 sec in block)Teste digilent_nexys4_ddr
stage block (Teste digilent_nexys4_ddr) - (0.97 sec in block)
echo - (0.22 sec in self)Testando FPGA digilent_nexys4_ddr.
dir - (0.41 sec in block)biriscv
dir block - (0.15 sec in block)
stage - (1.6 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (1.4 sec in block)
dir - (0.96 sec in block)biriscv
dir block - (0.69 sec in block)
sh - (0.45 sec in self)rm -rf *