Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (7 min 11 sec in block)
node - (7 min 10 sec in block)
node block - (17 sec in block)
stage - (5.7 sec in block)Git Clone
stage block (Git Clone) - (5.2 sec in block)
sh - (0.59 sec in self)rm -rf *.xml
sh - (0.67 sec in self)rm -rf VexRiscv
sh - (3.6 sec in self)git clone --recursive --depth=1 https://github.com/SpinalHDL/VexRiscv VexRiscv
stage - (2.5 sec in block)Verilog Convert
stage block (Verilog Convert) - (1.9 sec in block)
dir - (1 sec in block)VexRiscv
dir block - (0.69 sec in block)
sh - (0.46 sec in self)sbt "runMain vexriscv.demo.GenFull"
stage - (0.97 sec in block)Simulation
stage block (Simulation) - (0.38 sec in block)
getContext - (0.17 sec in self)
stage - (0.94 sec in block)Utilities
stage block (Utilities) - (0.36 sec in block)
getContext - (0.15 sec in self)
stage - (5.6 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (5 sec in block)
getContext - (0.26 sec in self)
parallel - (4.4 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (4.1 sec in block)
stage - (3.6 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (3.3 sec in block)
getContext - (0.37 sec in self)
stage - (0.95 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (0.37 sec in block)
getContext - (0.17 sec in self)
stage - (0.96 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (0.39 sec in block)
getContext - (0.16 sec in self)
stage - (0.67 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.37 sec in block)
getContext - (0.16 sec in self)
stage - (0.75 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.52 sec in block)
junit - (0.25 sec in self)**/*.xml