Console Output

+ python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p VexRiscv -b colorlight_i9 -l
Arquivo de configura����o final gerado em /var/lib/jenkins/workspace/VexRiscv/VexRiscv/build_colorlight_i9.tcl
Makefile executado com sucesso.
Sa��da do Makefile:
/eda/oss-cad-suite/bin/openFPGALoader -b colorlight-i9 colorlight_i9.bit
empty
Found 1 compatible device:
	0x0d28 0x0204 0x3 DAPLink CMSIS-DAP
Open file: DONE
b3bdffff
Parse file: DONE
Enable configuration: DONE
SRAM erase: DONE

Loading: [=====                                             ] 8.41%
Loading: [=========                                         ] 16.82%
Loading: [=============                                     ] 25.55%
Loading: [==================                                ] 34.28%
Loading: [======================                            ] 43.02%
Loading: [==========================                        ] 51.75%
Loading: [===============================                   ] 60.48%
Loading: [===================================               ] 69.21%
Loading: [=======================================           ] 77.95%
Loading: [============================================      ] 86.68%
Loading: [================================================  ] 95.41%
Loading: [==================================================] 100.00%
Done
Disable configuration: DONE