Skip to content
StepArgumentsStatus
Start of Pipeline - (36 sec in block)
node - (35 sec in block)
node block - (34 sec in block)
stage - (6 sec in block)Git Clone
stage block (Git Clone) - (5.2 sec in block)
sh - (0.62 sec in self)rm -rf VexRiscv
sh - (4.2 sec in self)git clone --recursive --depth=1 https://github.com/SpinalHDL/VexRiscv VexRiscv
stage - (3.7 sec in block)Verilog Convert
stage block (Verilog Convert) - (2.6 sec in block)
dir - (1.6 sec in block)VexRiscv
dir block - (1.1 sec in block)
sh - (0.69 sec in self)sbt "runMain vexriscv.demo.GenFull"
stage - (1.8 sec in block)Simulation
stage block (Simulation) - (0.75 sec in block)
getContext - (0.32 sec in self)
stage - (1.8 sec in block)Utilities
stage block (Utilities) - (0.71 sec in block)
getContext - (0.34 sec in self)
stage - (18 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (17 sec in block)
getContext - (0.54 sec in self)
parallel - (16 sec in block)
parallel block (Branch: colorlight_i9) - (0.1 sec in block)
stage - (13 sec in block)colorlight_i9
stage block (colorlight_i9) - (12 sec in block)
getContext - (1.3 sec in self)
stage - (3.3 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (1.1 sec in block)
getContext - (0.33 sec in self)
stage - (3.4 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (1.2 sec in block)
getContext - (0.35 sec in self)
stage - (2.4 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (1.2 sec in block)
getContext - (0.41 sec in self)
parallel block (Branch: digilent_arty_a7_100t) - (15 sec in block)
stage - (13 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (12 sec in block)
getContext - (1.2 sec in self)
stage - (3.3 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (1.3 sec in block)
getContext - (0.32 sec in self)
stage - (3.4 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (1.4 sec in block)
getContext - (0.33 sec in self)
stage - (2.4 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (1.4 sec in block)
getContext - (0.33 sec in self)
stage - (1.4 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (1 sec in block)
junit - (0.5 sec in self)**/test-reports/*.xml