Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (5 min 57 sec in block)
node - (5 min 56 sec in block)
node block - (5 min 55 sec in block)
stage - (2.8 sec in block)Git Clone
stage block (Git Clone) - (2.3 sec in block)
sh - (0.77 sec in self)rm -rf T03x
sh - (1 sec in self)git clone --recursive https://github.com/klessydra/T03x T03x
stage - (3.3 sec in block)Simulation
stage block (Simulation) - (2.3 sec in block)
dir - (1.2 sec in block)T03x
dir block - (0.76 sec in block)
sh - (0.51 sec in self)ghdl -a --std=08 klessydra-t0-3th/PKG_RiscV_Klessydra_thread_parameters.vhd klessydra-t0-3th/PKG_RiscV_Klessydra.vhd klessydra-t0-3th/PKG_RiscV_Klessydra.vhd klessydra-t0-3th/RTL-CSR_Unit.vhd klessydra-t0-3th/RTL-Debug_Unit.vhd klessydra-t0-3th/RTL-Processing_Pipeline.vhd klessydra-t0-3th/RTL-Program_Counter_unit.vhd klessydra-t0-3th/STR-Klessydra_top.vhd
stage - (5 min 46 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (5 min 45 sec in block)
parallel - (5 min 45 sec in block)
parallel block (Branch: colorlight_i9) - (0.13 sec in block)
stage - (14 sec in block)colorlight_i9
stage block (colorlight_i9) - (14 sec in block)
lock - (12 sec in block)colorlight_i9
lock block - (10 sec in block)
stage - (5.3 sec in block)Síntese e PnR
stage block (Síntese e PnR) - (3.9 sec in block)
dir - (2.8 sec in block)T03x
dir block - (2.1 sec in block)
echo - (0.76 sec in self)Iniciando síntese para FPGA colorlight_i9.
sh - (0.92 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p T03x -b colorlight_i9
stage - (2.1 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (0.9 sec in block)
getContext - (0.41 sec in self)
stage - (1.5 sec in block)Teste colorlight_i9
stage block (Teste colorlight_i9) - (0.91 sec in block)
getContext - (0.34 sec in self)
parallel block (Branch: digilent_nexys4_ddr) - (5 min 44 sec in block)
stage - (5 min 42 sec in block)digilent_nexys4_ddr
stage block (digilent_nexys4_ddr) - (5 min 41 sec in block)
lock - (5 min 39 sec in block)digilent_nexys4_ddr
lock block - (1 min 13 sec in block)
stage - (1 min 10 sec in block)Síntese e PnR
stage block (Síntese e PnR) - (1 min 10 sec in block)
dir - (1 min 9 sec in block)T03x
dir block - (1 min 8 sec in block)
echo - (0.35 sec in self)Iniciando síntese para FPGA digilent_nexys4_ddr.
sh - (1 min 8 sec in self)python3 /eda/processor-ci/main.py -c /eda/processor-ci/config.json -p T03x -b digilent_nexys4_ddr
stage - (1 sec in block)Flash digilent_nexys4_ddr
stage block (Flash digilent_nexys4_ddr) - (0.44 sec in block)
getContext - (0.19 sec in self)
stage - (0.76 sec in block)Teste digilent_nexys4_ddr
stage block (Teste digilent_nexys4_ddr) - (0.39 sec in block)
getContext - (0.17 sec in self)
stage - (1.7 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (1.3 sec in block)
dir - (0.87 sec in block)T03x
dir block - (0.6 sec in block)
sh - (0.4 sec in self)rm -rf *