Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (1 min 5 sec in block)
node - (1 min 4 sec in block)
node block - (1 min 3 sec in block)
stage - (4.1 sec in block)Git Clone
stage block (Git Clone) - (3.3 sec in block)
sh - (0.61 sec in self)rm -rf SparrowRV
sh - (2.3 sec in self)git clone --recursive --depth=1 https://github.com/xiaowuzxc/SparrowRV SparrowRV
stage - (3 sec in block)Simulation
stage block (Simulation) - (2.1 sec in block)
dir - (1.3 sec in block)SparrowRV
dir block - (0.91 sec in block)
sh - (0.53 sec in self)/eda/oss-cad-suite/bin/iverilog -o simulation.out -g2005 -s core -I rtl/ rtl/config.v rtl/defines.v rtl/core/core.v rtl/core/csr.v rtl/core/div.v rtl/core/dpram.v rtl/core/idex.v rtl/core/iram.v rtl/core/regs.v rtl/core/rstc.v rtl/core/sctr.v rtl/core/trap.v
stage - (3.1 sec in block)Utilities
stage block (Utilities) - (2.1 sec in block)
dir - (1.4 sec in block)SparrowRV
dir block - (0.94 sec in block)
sh - (0.55 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config.json -o /jenkins/processor_ci_utils/labels
stage - (51 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (51 sec in block)
parallel - (50 sec in block)
parallel block (Branch: colorlight_i9) - (0.12 sec in block)
stage - (13 sec in block)colorlight_i9
stage block (colorlight_i9) - (13 sec in block)
lock - (11 sec in block)colorlight_i9
lock block - (10 sec in block)
stage - (5.4 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (4.3 sec in block)
dir - (2.9 sec in block)SparrowRV
dir block - (2.3 sec in block)
echo - (0.32 sec in self)Starting synthesis for FPGA colorlight_i9.
sh - (1.2 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p SparrowRV -b colorlight_i9
stage - (1.8 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (0.7 sec in block)
getContext - (0.32 sec in self)
stage - (1.2 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (0.73 sec in block)
getContext - (0.35 sec in self)
parallel block (Branch: digilent_arty_a7_100t) - (49 sec in block)
stage - (48 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (48 sec in block)
lock - (46 sec in block)digilent_arty_a7_100t
lock block - (45 sec in block)
stage - (42 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (41 sec in block)
dir - (40 sec in block)SparrowRV
dir block - (40 sec in block)
echo - (0.32 sec in self)Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (39 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p SparrowRV -b digilent_arty_a7_100t
stage - (0.99 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (0.39 sec in block)
getContext - (0.17 sec in self)
stage - (0.69 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.39 sec in block)
getContext - (0.16 sec in self)
stage - (0.76 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.54 sec in block)
junit - (0.27 sec in self)**/test-reports/*.xml