![[Jenkins]](/jenkins/static/37c40c36/images/svgs/logo.svg){kind=logo}
Started by timer [Pipeline] Start of Pipeline [Pipeline] node Running on Jenkins in /var/jenkins_home/workspace/Risco-5 [Pipeline] { [Pipeline] stage [Pipeline] { (Git Clone) [Pipeline] sh + rm -rf test_results_1744938838.8438141.xml [Pipeline] sh + rm -rf Risco-5 [Pipeline] sh + git clone --recursive --depth=1 https://github.com/JN513/Risco-5.git Risco-5 Cloning into 'Risco-5'... [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Simulation) [Pipeline] dir Running in /var/jenkins_home/workspace/Risco-5/Risco-5 [Pipeline] { [Pipeline] sh + /eda/oss-cad-suite/bin/iverilog -o simulation.out -g2005 -s soc_tb -I src/core/ src/core/alu.v src/core/alu_control.v src/core/control_unit.v src/core/core.v src/core/csr_unit.v src/core/immediate_generator.v src/core/mdu.v src/core/mux.v src/core/pc.v src/core/registers.v tests/soc_test.v src/peripheral/bus.v src/peripheral/fifo.v src/peripheral/gpios.v src/peripheral/gpio.v src/peripheral/leds.v src/peripheral/memory.v src/peripheral/pwm.v src/peripheral/soc.v src/peripheral/uart_rx.v src/peripheral/uart_tx.v src/peripheral/uart.v [Pipeline] } [Pipeline] // dir [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Utilities) [Pipeline] dir Running in /var/jenkins_home/workspace/Risco-5/Risco-5 [Pipeline] { [Pipeline] sh + pwd + python3 /eda/processor_ci/core/labeler_prototype.py -d /var/jenkins_home/workspace/Risco-5/Risco-5 -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels WARNING: Top module not found in the core files. [Pipeline] } [Pipeline] // dir [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (FPGA Build Pipeline) [Pipeline] parallel [Pipeline] { (Branch: digilent_arty_a7_100t) [Pipeline] stage [Pipeline] { (digilent_arty_a7_100t) [Pipeline] lock Trying to acquire lock on [Resource: digilent_arty_a7_100t] Resource [digilent_arty_a7_100t] did not exist. Created. Lock acquired on [Resource: digilent_arty_a7_100t] [Pipeline] { [Pipeline] stage [Pipeline] { (Synthesis and PnR) [Pipeline] dir Running in /var/jenkins_home/workspace/Risco-5/Risco-5 [Pipeline] { [Pipeline] echo Starting synthesis for FPGA digilent_arty_a7_100t. [Pipeline] sh + python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p Risco-5 -b digilent_arty_a7_100t [LOCK] Criado: run.lock File 'processor_ci_defines.vh' generated for board: 'digilent_arty_a7_100t'. Final configuration file generated at /var/jenkins_home/workspace/Risco-5/Risco-5/build_digilent_arty_a7_100t.tcl [LOCK] Removido: run.lock Makefile executed successfully. Makefile output: Building the Design... /eda/vivado/Vivado/2023.2/bin/vivado -mode batch -nolog -nojournal -source /var/jenkins_home/workspace/Risco-5/Risco-5/build_digilent_arty_a7_100t.tcl ****** Vivado v2023.2 (64-bit) **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023 **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023 **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023 ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. source /var/jenkins_home/workspace/Risco-5/Risco-5/build_digilent_arty_a7_100t.tcl # read_verilog -sv /eda/processor_ci/rtl/Risco-5.sv read_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1317.023 ; gain = 0.023 ; free physical = 1603 ; free virtual = 29013 # read_verilog /var/jenkins_home/workspace/Risco-5/Risco-5/src/core/alu.v # read_verilog /var/jenkins_home/workspace/Risco-5/Risco-5/src/core/alu_control.v # read_verilog /var/jenkins_home/workspace/Risco-5/Risco-5/src/core/control_unit.v # read_verilog /var/jenkins_home/workspace/Risco-5/Risco-5/src/core/core.v # read_verilog /var/jenkins_home/workspace/Risco-5/Risco-5/src/core/csr_unit.v # read_verilog /var/jenkins_home/workspace/Risco-5/Risco-5/src/core/immediate_generator.v # read_verilog /var/jenkins_home/workspace/Risco-5/Risco-5/src/core/mdu.v # read_verilog /var/jenkins_home/workspace/Risco-5/Risco-5/src/core/mux.v # read_verilog /var/jenkins_home/workspace/Risco-5/Risco-5/src/core/pc.v # read_verilog /var/jenkins_home/workspace/Risco-5/Risco-5/src/core/registers.v # set_property include_dirs [list "/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/" ] [get_filesets sources_1] # read_verilog -sv /eda/processor-ci-controller/modules/uart.sv # read_verilog /eda/processor-ci-controller/modules/UART/rtl/uart_rx.v # read_verilog /eda/processor-ci-controller/modules/UART/rtl/uart_tx.v # read_verilog -sv /eda/processor-ci-controller/rtl/ahblite_to_wishbone.sv # read_verilog -sv /eda/processor-ci-controller/rtl/axi4_to_wishbone.sv # read_verilog -sv /eda/processor-ci-controller/rtl/axi4lite_to_wishbone.sv # read_verilog -sv /eda/processor-ci-controller/rtl/fifo.sv # read_verilog -sv /eda/processor-ci-controller/rtl/reset.sv # read_verilog -sv /eda/processor-ci-controller/rtl/clk_divider.sv # read_verilog -sv /eda/processor-ci-controller/rtl/memory.sv # read_verilog -sv /eda/processor-ci-controller/rtl/interpreter.sv # read_verilog -sv /eda/processor-ci-controller/rtl/controller.sv # set_param general.maxThreads 16 # read_xdc "/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc" # set_property PROCESSING_ORDER EARLY [get_files /eda/processor_ci/constraints/digilent_arty_a7_100t.xdc] # synth_design -top "processorci_top" -part "xc7a100tcsg324-1" Command: synth_design -top processorci_top -part xc7a100tcsg324-1 Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t' INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t' INFO: [Device 21-403] Loading part xc7a100tcsg324-1 INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes. INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes INFO: [Synth 8-7075] Helper process launched with PID 1157536 --------------------------------------------------------------------------------- Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2033.691 ; gain = 405.629 ; free physical = 637 ; free virtual = 28046 --------------------------------------------------------------------------------- WARNING: [Synth 8-10929] literal value 'd8 truncated to fit in 3 bits [/eda/processor-ci-controller/rtl/ahblite_to_wishbone.sv:104] WARNING: [Synth 8-10929] literal value 'd16 truncated to fit in 3 bits [/eda/processor-ci-controller/rtl/ahblite_to_wishbone.sv:105] INFO: [Synth 8-11241] undeclared symbol 'pc_source', assumed default net type 'wire' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/core.v:197] WARNING: [Synth 8-6901] identifier 'PAYLOAD_BITS' is used before its declaration [/eda/processor-ci-controller/modules/UART/rtl/uart_rx.v:16] WARNING: [Synth 8-6901] identifier 'PAYLOAD_BITS' is used before its declaration [/eda/processor-ci-controller/modules/UART/rtl/uart_tx.v:16] INFO: [Synth 8-6157] synthesizing module 'processorci_top' [/eda/processor_ci/rtl/Risco-5.sv:5] INFO: [Synth 8-6157] synthesizing module 'Controller' [/eda/processor-ci-controller/rtl/controller.sv:1] Parameter CLK_FREQ bound to: 50000000 - type: integer Parameter BIT_RATE bound to: 115200 - type: integer Parameter PAYLOAD_BITS bound to: 8 - type: integer Parameter BUFFER_SIZE bound to: 8 - type: integer Parameter PULSE_CONTROL_BITS bound to: 32 - type: integer Parameter BUS_WIDTH bound to: 32 - type: integer Parameter WORD_SIZE_BY bound to: 4 - type: integer Parameter ID bound to: 1095914585 - type: integer Parameter RESET_CLK_CYCLES bound to: 20 - type: integer Parameter MEMORY_FILE bound to: (null) - type: string Parameter MEMORY_SIZE bound to: 8192 - type: integer INFO: [Synth 8-6157] synthesizing module 'ClkDivider' [/eda/processor-ci-controller/rtl/clk_divider.sv:1] Parameter COUNTER_BITS bound to: 32 - type: integer Parameter PULSE_CONTROL_BITS bound to: 32 - type: integer INFO: [Synth 8-6155] done synthesizing module 'ClkDivider' (0#1) [/eda/processor-ci-controller/rtl/clk_divider.sv:1] INFO: [Synth 8-6157] synthesizing module 'Interpreter' [/eda/processor-ci-controller/rtl/interpreter.sv:1] Parameter CLK_FREQ bound to: 50000000 - type: integer Parameter PULSE_CONTROL_BITS bound to: 32 - type: integer Parameter BUS_WIDTH bound to: 32 - type: integer Parameter ID bound to: 1095914585 - type: integer Parameter RESET_CLK_CYCLES bound to: 20 - type: integer INFO: [Synth 8-6155] done synthesizing module 'Interpreter' (0#1) [/eda/processor-ci-controller/rtl/interpreter.sv:1] INFO: [Synth 8-6157] synthesizing module 'UART' [/eda/processor-ci-controller/modules/uart.sv:1] Parameter CLK_FREQ bound to: 50000000 - type: integer Parameter BIT_RATE bound to: 115200 - type: integer Parameter PAYLOAD_BITS bound to: 8 - type: integer Parameter BUFFER_SIZE bound to: 8 - type: integer Parameter WORD_SIZE_BY bound to: 4 - type: integer INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/eda/processor-ci-controller/modules/uart.sv:66] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/eda/processor-ci-controller/modules/uart.sv:125] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/eda/processor-ci-controller/modules/uart.sv:199] INFO: [Synth 8-226] default block is never used [/eda/processor-ci-controller/modules/uart.sv:199] INFO: [Synth 8-6157] synthesizing module 'FIFO' [/eda/processor-ci-controller/rtl/fifo.sv:1] Parameter DEPTH bound to: 8 - type: integer Parameter WIDTH bound to: 8 - type: integer INFO: [Synth 8-6155] done synthesizing module 'FIFO' (0#1) [/eda/processor-ci-controller/rtl/fifo.sv:1] INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/eda/processor-ci-controller/modules/UART/rtl/uart_rx.v:9] Parameter BIT_RATE bound to: 115200 - type: integer Parameter CLK_HZ bound to: 50000000 - type: integer Parameter PAYLOAD_BITS bound to: 8 - type: integer INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/eda/processor-ci-controller/modules/UART/rtl/uart_rx.v:9] INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/eda/processor-ci-controller/modules/UART/rtl/uart_tx.v:10] Parameter BIT_RATE bound to: 115200 - type: integer Parameter CLK_HZ bound to: 50000000 - type: integer Parameter PAYLOAD_BITS bound to: 8 - type: integer INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/eda/processor-ci-controller/modules/UART/rtl/uart_tx.v:10] INFO: [Synth 8-6155] done synthesizing module 'UART' (0#1) [/eda/processor-ci-controller/modules/uart.sv:1] INFO: [Synth 8-6157] synthesizing module 'Memory' [/eda/processor-ci-controller/rtl/memory.sv:1] Parameter MEMORY_FILE bound to: (null) - type: string Parameter MEMORY_SIZE bound to: 8192 - type: integer INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [/eda/processor-ci-controller/rtl/memory.sv:1] INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [/eda/processor-ci-controller/rtl/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'Core' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/core.v:2] Parameter BOOT_ADDRESS bound to: 0 - type: integer INFO: [Synth 8-6157] synthesizing module 'PC' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/pc.v:1] INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/pc.v:1] INFO: [Synth 8-6157] synthesizing module 'MUX' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/mux.v:1] INFO: [Synth 8-226] default block is never used [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/mux.v:15] INFO: [Synth 8-6155] done synthesizing module 'MUX' (0#1) [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/mux.v:1] WARNING: [Synth 8-7071] port 'C' of module 'MUX' is unconnected for instance 'MemoryAddressMUX' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/core.v:84] WARNING: [Synth 8-7071] port 'D' of module 'MUX' is unconnected for instance 'MemoryAddressMUX' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/core.v:84] WARNING: [Synth 8-7071] port 'E' of module 'MUX' is unconnected for instance 'MemoryAddressMUX' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/core.v:84] WARNING: [Synth 8-7071] port 'F' of module 'MUX' is unconnected for instance 'MemoryAddressMUX' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/core.v:84] WARNING: [Synth 8-7071] port 'G' of module 'MUX' is unconnected for instance 'MemoryAddressMUX' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/core.v:84] WARNING: [Synth 8-7071] port 'H' of module 'MUX' is unconnected for instance 'MemoryAddressMUX' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/core.v:84] WARNING: [Synth 8-7023] instance 'MemoryAddressMUX' of module 'MUX' has 10 connections declared, but only 4 given [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/core.v:84] INFO: [Synth 8-6157] synthesizing module 'MDU' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/mdu.v:6] INFO: [Synth 8-6155] done synthesizing module 'MDU' (0#1) [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/mdu.v:6] INFO: [Synth 8-6157] synthesizing module 'Registers' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/registers.v:2] INFO: [Synth 8-6155] done synthesizing module 'Registers' (0#1) [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/registers.v:2] INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/control_unit.v:2] INFO: [Synth 8-155] case statement is not full and has no default [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/control_unit.v:171] WARNING: [Synth 8-6090] variable 'mdu_start' is written by both blocking and non-blocking assignments, entire logic could be removed [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/control_unit.v:678] INFO: [Synth 8-155] case statement is not full and has no default [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/control_unit.v:383] INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (0#1) [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/control_unit.v:2] INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/alu_control.v:1] INFO: [Synth 8-226] default block is never used [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/alu_control.v:34] INFO: [Synth 8-155] case statement is not full and has no default [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/alu_control.v:11] INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (0#1) [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/alu_control.v:1] INFO: [Synth 8-6157] synthesizing module 'Alu' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/alu.v:1] INFO: [Synth 8-6155] done synthesizing module 'Alu' (0#1) [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/alu.v:1] INFO: [Synth 8-6157] synthesizing module 'Immediate_Generator' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/immediate_generator.v:1] INFO: [Synth 8-6155] done synthesizing module 'Immediate_Generator' (0#1) [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/immediate_generator.v:1] INFO: [Synth 8-6157] synthesizing module 'CSR_Unit' [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/csr_unit.v:3] INFO: [Synth 8-155] case statement is not full and has no default [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/csr_unit.v:119] INFO: [Synth 8-6155] done synthesizing module 'CSR_Unit' (0#1) [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/csr_unit.v:3] INFO: [Synth 8-6155] done synthesizing module 'Core' (0#1) [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/core.v:2] WARNING: [Synth 8-7071] port 'halt' of module 'Core' is unconnected for instance 'Core' [/eda/processor_ci/rtl/Risco-5.sv:123] WARNING: [Synth 8-7071] port 'interruption_request_external' of module 'Core' is unconnected for instance 'Core' [/eda/processor_ci/rtl/Risco-5.sv:123] WARNING: [Synth 8-7071] port 'interruption_request_timer' of module 'Core' is unconnected for instance 'Core' [/eda/processor_ci/rtl/Risco-5.sv:123] WARNING: [Synth 8-7071] port 'interruption_request_software' of module 'Core' is unconnected for instance 'Core' [/eda/processor_ci/rtl/Risco-5.sv:123] WARNING: [Synth 8-7071] port 'interruption_request_fast' of module 'Core' is unconnected for instance 'Core' [/eda/processor_ci/rtl/Risco-5.sv:123] WARNING: [Synth 8-7023] instance 'Core' of module 'Core' has 14 connections declared, but only 9 given [/eda/processor_ci/rtl/Risco-5.sv:123] INFO: [Synth 8-6157] synthesizing module 'ResetBootSystem' [/eda/processor-ci-controller/rtl/reset.sv:1] Parameter CYCLES bound to: 32'sb00000000000000000000000000010100 INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/eda/processor-ci-controller/rtl/reset.sv:32] INFO: [Synth 8-6155] done synthesizing module 'ResetBootSystem' (0#1) [/eda/processor-ci-controller/rtl/reset.sv:1] WARNING: [Synth 8-7071] port 'start' of module 'ResetBootSystem' is unconnected for instance 'ResetBootSystem' [/eda/processor_ci/rtl/Risco-5.sv:175] WARNING: [Synth 8-7071] port 'rst_o' of module 'ResetBootSystem' is unconnected for instance 'ResetBootSystem' [/eda/processor_ci/rtl/Risco-5.sv:175] WARNING: [Synth 8-7023] instance 'ResetBootSystem' of module 'ResetBootSystem' has 4 connections declared, but only 2 given [/eda/processor_ci/rtl/Risco-5.sv:175] INFO: [Synth 8-6155] done synthesizing module 'processorci_top' (0#1) [/eda/processor_ci/rtl/Risco-5.sv:5] WARNING: [Synth 8-3848] Net intr_o in module/entity Controller does not have driver. [/eda/processor-ci-controller/rtl/controller.sv:25] WARNING: [Synth 8-3848] Net data_memory_ack in module/entity Controller does not have driver. [/eda/processor-ci-controller/rtl/controller.sv:119] WARNING: [Synth 8-3848] Net data_memory_read_data in module/entity Controller does not have driver. [/eda/processor-ci-controller/rtl/controller.sv:120] WARNING: [Synth 8-3848] Net temp_write_value in module/entity Core does not have driver. [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/core.v:44] WARNING: [Synth 8-3848] Net temp_address in module/entity Core does not have driver. [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/core.v:43] WARNING: [Synth 8-3848] Net memory_saved_value in module/entity Core does not have driver. [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/core.v:43] WARNING: [Synth 8-3848] Net alu_saved_value in module/entity Core does not have driver. [/var/jenkins_home/workspace/Risco-5/Risco-5/src/core/core.v:44] WARNING: [Synth 8-3848] Net miso in module/entity processorci_top does not have driver. [/eda/processor_ci/rtl/Risco-5.sv:25] WARNING: [Synth 8-7129] Port func3[2] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port func3[1] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port func3[0] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port csr_immediate[4] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port csr_immediate[3] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port csr_immediate[2] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port csr_immediate[1] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port csr_immediate[0] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_external in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_timer in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_software in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[15] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[14] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[13] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[12] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[11] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[10] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[9] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[8] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[7] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[6] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[5] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[4] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[3] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[2] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[1] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port interruption_request_fast[0] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[31] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[30] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[29] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[28] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[27] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[26] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[25] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[24] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[23] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[22] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[21] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[20] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[19] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[18] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[17] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[16] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[15] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[14] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[13] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[12] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[11] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[10] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[9] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[8] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[7] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[6] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[5] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[4] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[3] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[2] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[1] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port pc_value[0] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port func7[6] in module ALU_Control is either unconnected or has no load WARNING: [Synth 8-7129] Port func7[4] in module ALU_Control is either unconnected or has no load WARNING: [Synth 8-7129] Port func7[3] in module ALU_Control is either unconnected or has no load WARNING: [Synth 8-7129] Port func7[2] in module ALU_Control is either unconnected or has no load WARNING: [Synth 8-7129] Port func7[1] in module ALU_Control is either unconnected or has no load WARNING: [Synth 8-7129] Port func7[0] in module ALU_Control is either unconnected or has no load WARNING: [Synth 8-7129] Port halt in module Core is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[31] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[30] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[29] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[28] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[27] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[26] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[25] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[24] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[23] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[22] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[21] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[20] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[19] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[18] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[17] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[16] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[15] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[14] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[13] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[1] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port addr_i[0] in module Memory is either unconnected or has no load WARNING: [Synth 8-7129] Port communication_tx_empty in module Interpreter is either unconnected or has no load WARNING: [Synth 8-7129] Port memory_response in module Interpreter is either unconnected or has no load WARNING: [Synth 8-7129] Port intr_o in module Controller is either unconnected or has no load WARNING: [Synth 8-7129] Port sck_i in module Controller is either unconnected or has no load WARNING: [Synth 8-7129] Port cs_i in module Controller is either unconnected or has no load WARNING: [Synth 8-7129] Port mosi_i in module Controller is either unconnected or has no load WARNING: [Synth 8-7129] Port miso_o in module Controller is either unconnected or has no load WARNING: [Synth 8-7129] Port rw_i in module Controller is either unconnected or has no load WARNING: [Synth 8-7129] Port rst in module processorci_top is either unconnected or has no load --------------------------------------------------------------------------------- Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.660 ; gain = 508.598 ; free physical = 515 ; free virtual = 27926 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2151.504 ; gain = 523.441 ; free physical = 513 ; free virtual = 27924 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2151.504 ; gain = 523.441 ; free physical = 513 ; free virtual = 27924 --------------------------------------------------------------------------------- Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2151.504 ; gain = 0.000 ; free physical = 513 ; free virtual = 27924 INFO: [Project 1-570] Preparing netlist for logic optimization Processing XDC Constraints Initializing timing engine Parsing XDC File [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc] WARNING: [Vivado 12-507] No nets matched 'sck_IBUF'. [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc:112] CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc:112] Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object. Finished Parsing XDC File [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc] INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/processorci_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/processorci_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. Completed Processing XDC Constraints Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.254 ; gain = 0.000 ; free physical = 493 ; free virtual = 27904 INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2303.289 ; gain = 0.000 ; free physical = 492 ; free virtual = 27903 --------------------------------------------------------------------------------- Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 483 ; free virtual = 27894 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Loading Part and Timing Information --------------------------------------------------------------------------------- Loading part: xc7a100tcsg324-1 --------------------------------------------------------------------------------- Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 483 ; free virtual = 27894 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Applying 'set_property' XDC Constraints --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 483 ; free virtual = 27894 --------------------------------------------------------------------------------- INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'uart_rx' INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'uart_tx' INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'UART' INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'UART' INFO: [Synth 8-802] inferred FSM for state register 'tx_read_fifo_state_reg' in module 'UART' INFO: [Synth 8-802] inferred FSM for state register 'state_mul_reg' in module 'MDU' INFO: [Synth 8-802] inferred FSM for state register 'state_div_reg' in module 'MDU' INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Control_Unit' INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ResetBootSystem' --------------------------------------------------------------------------------------------------- State | New Encoding | Previous Encoding --------------------------------------------------------------------------------------------------- FSM_IDLE | 00 | 000 FSM_START | 11 | 001 FSM_RECV | 10 | 010 FSM_STOP | 01 | 011 --------------------------------------------------------------------------------------------------- INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'uart_rx' --------------------------------------------------------------------------------------------------- State | New Encoding | Previous Encoding --------------------------------------------------------------------------------------------------- FSM_IDLE | 00 | 000 FSM_START | 11 | 001 FSM_SEND | 10 | 010 FSM_STOP | 01 | 011 --------------------------------------------------------------------------------------------------- INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'uart_tx' --------------------------------------------------------------------------------------------------- State | New Encoding | Previous Encoding --------------------------------------------------------------------------------------------------- IDLE | 000 | 0000 READ | 001 | 0001 COPY_READ_BUFFER | 010 | 0100 WB | 011 | 0010 FINISH | 100 | 0011 --------------------------------------------------------------------------------------------------- INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'UART' --------------------------------------------------------------------------------------------------- State | New Encoding | Previous Encoding --------------------------------------------------------------------------------------------------- IDLE | 000 | 0000 COPY_WRITE_BUFFER | 001 | 0100 WRITE | 010 | 0101 WB | 011 | 0010 FINISH | 100 | 0011 --------------------------------------------------------------------------------------------------- INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'UART' --------------------------------------------------------------------------------------------------- State | New Encoding | Previous Encoding --------------------------------------------------------------------------------------------------- TX_FIFO_IDLE | 0001 | 00 TX_FIFO_READ_FIFO | 0010 | 01 TX_FIFO_WRITE_TX | 0100 | 10 TX_FIFO_WAIT | 1000 | 11 --------------------------------------------------------------------------------------------------- INFO: [Synth 8-3354] encoded FSM with state register 'tx_read_fifo_state_reg' using encoding 'one-hot' in module 'UART' --------------------------------------------------------------------------------------------------- State | New Encoding | Previous Encoding --------------------------------------------------------------------------------------------------- IDLE | 001 | 00 OPERATE | 010 | 01 FINISH | 100 | 10 --------------------------------------------------------------------------------------------------- INFO: [Synth 8-3354] encoded FSM with state register 'state_mul_reg' using encoding 'one-hot' in module 'MDU' --------------------------------------------------------------------------------------------------- State | New Encoding | Previous Encoding --------------------------------------------------------------------------------------------------- FETCH | 00000000000000000000000000000000000000000000000001 | 000000 VALIDATE_FETCH | 00000000000000000000000000000000000000000000000010 | 101110 DECODE | 00000000000000000000000000000000000000000000000100 | 000001 MEMADR | 00000000000000000000000000000000000000000000001000 | 000010 MEMREAD_UNALIGNED | 00000000000000000000000000000000000000000000010000 | 010110 LOAD_FIRST_BLOCK | 00000000000000000000000000000000000000000000100000 | 010000 SAVE_FIRST_BLOCK | 00000000000000000000000000000000000000000001000000 | 010001 CALC_NEXT_ADDRESS | 00000000000000000000000000000000000000000010000000 | 010010 READ_SECOND_BLOCK | 00000000000000000000000000000000000000000100000000 | 010011 LOAD_SECOND_BLOCK | 00000000000000000000000000000000000000001000000000 | 010100 MERGE_BLOCKS | 00000000000000000000000000000000000000010000000000 | 010101 FILTER_ALU_WB | 00000000000000000000000000000000000000100000000000 | 010111 MEMREAD | 00000000000000000000000000000000000001000000000000 | 000011 MEMWB | 00000000000000000000000000000000000010000000000000 | 000100 MEMWRITE_UNALIGNED | 00000000000000000000000000000000000100000000000000 | 011000 GEN_FIRST_BLOCK_PART_1 | 00000000000000000000000000000000001000000000000000 | 011001 GEN_FIRST_BLOCK_PART_2 | 00000000000000000000000000000000010000000000000000 | 011010 GEN_SECOND_BLOCK_PART_1 | 00000000000000000000000000000000100000000000000000 | 011011 GEN_SECOND_BLOCK_PART_2 | 00000000000000000000000000000001000000000000000000 | 011100 MERGE_WRITE_BLOCKS | 00000000000000000000000000000010000000000000000000 | 011101 SWAP_VALUE_DIRECTION | 00000000000000000000000000000100000000000000000000 | 011110 CLEAR_VALUE_HALF_BYTE_ONE_BLOCK | 00000000000000000000000000001000000000000000000000 | 100010 CLEAR_VALUE_HALF_BYTE_ONE_BLOCK_2 | 00000000000000000000000000010000000000000000000000 | 100011 CLEAR_VALUE_HALF_BYTE_ONE_BLOCK_3 | 00000000000000000000000000100000000000000000000000 | 100100 CLEAR_VALUE | 00000000000000000000000001000000000000000000000000 | 011111 MERGE_WRITE_VALUE_1 | 00000000000000000000000010000000000000000000000000 | 100000 WRITE_VALUE_1 | 00000000000000000000000100000000000000000000000000 | 100001 CALC_SECOND_BLOCK_ADDRESS_TO_WRITE | 00000000000000000000001000000000000000000000000000 | 100101 READ_SECOND_BLOCK_TO_WRITE | 00000000000000000000010000000000000000000000000000 | 100110 LOAD_SECOND_BLOCK_TO_WRITE | 00000000000000000000100000000000000000000000000000 | 100111 LOAD_SECOND_BLOCK_TO_WRITE_2 | 00000000000000000001000000000000000000000000000000 | 101000 SWAP_VALUE_DIRECTION_2 | 00000000000000000010000000000000000000000000000000 | 101001 CLEAR_VALUE_PART_2 | 00000000000000000100000000000000000000000000000000 | 101010 CLEAR_VALUE_PART_2_1 | 00000000000000001000000000000000000000000000000000 | 101011 MERGE_WRITE_VALUE_2 | 00000000000000010000000000000000000000000000000000 | 101100 WRITE_VALUE_2 | 00000000000000100000000000000000000000000000000000 | 101101 MEMWRITE | 00000000000001000000000000000000000000000000000000 | 000101 EXECUTER | 00000000000010000000000000000000000000000000000000 | 000110 EXECUTE_MDU | 00000000000100000000000000000000000000000000000000 | 101111 MDU_WAIT | 00000000001000000000000000000000000000000000000000 | 110000 MDU_WB | 00000000010000000000000000000000000000000000000000 | 110001 EXECUTEI | 00000000100000000000000000000000000000000000000000 | 001000 JAL | 00000001000000000000000000000000000000000000000000 | 001001 BRANCH | 00000010000000000000000000000000000000000000000000 | 001010 AUIPC | 00000100000000000000000000000000000000000000000000 | 001100 LUI | 00001000000000000000000000000000000000000000000000 | 001101 JALR_PC | 00010000000000000000000000000000000000000000000000 | 001110 JALR | 00100000000000000000000000000000000000000000000000 | 001011 ALUWB | 01000000000000000000000000000000000000000000000000 | 000111 EXECUTECSR | 10000000000000000000000000000000000000000000000000 | 001111 --------------------------------------------------------------------------------------------------- INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Control_Unit' --------------------------------------------------------------------------------------------------- State | New Encoding | Previous Encoding --------------------------------------------------------------------------------------------------- INIT | 001 | 00 RESET_COUNTER | 010 | 01 IDLE | 100 | 10 --------------------------------------------------------------------------------------------------- INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ResetBootSystem' --------------------------------------------------------------------------------- Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 477 ; free virtual = 27889 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start RTL Component Statistics --------------------------------------------------------------------------------- Detailed RTL Component Info : +---Adders : 2 Input 64 Bit Adders := 2 2 Input 32 Bit Adders := 8 3 Input 32 Bit Adders := 2 2 Input 24 Bit Adders := 2 2 Input 10 Bit Adders := 2 2 Input 8 Bit Adders := 1 2 Input 5 Bit Adders := 1 2 Input 4 Bit Adders := 4 2 Input 3 Bit Adders := 7 2 Input 2 Bit Adders := 1 +---XORs : 2 Input 32 Bit XORs := 1 +---XORs : 2 Bit Wide XORs := 1 +---Registers : 64 Bit Registers := 6 32 Bit Registers := 63 24 Bit Registers := 4 10 Bit Registers := 2 8 Bit Registers := 11 6 Bit Registers := 1 4 Bit Registers := 2 3 Bit Registers := 2 1 Bit Registers := 28 +---Multipliers : 32x32 Multipliers := 1 +---RAMs : 64K Bit (2048 X 32 bit) RAMs := 1 64 Bit (8 X 8 bit) RAMs := 2 +---Muxes : 4 Input 64 Bit Muxes := 3 2 Input 64 Bit Muxes := 1 48 Input 64 Bit Muxes := 2 50 Input 50 Bit Muxes := 1 2 Input 50 Bit Muxes := 19 11 Input 50 Bit Muxes := 1 5 Input 32 Bit Muxes := 2 2 Input 32 Bit Muxes := 16 4 Input 32 Bit Muxes := 3 8 Input 32 Bit Muxes := 1 15 Input 32 Bit Muxes := 1 48 Input 24 Bit Muxes := 1 48 Input 8 Bit Muxes := 2 2 Input 8 Bit Muxes := 4 24 Input 7 Bit Muxes := 1 2 Input 7 Bit Muxes := 2 3 Input 6 Bit Muxes := 1 2 Input 5 Bit Muxes := 2 2 Input 4 Bit Muxes := 5 50 Input 4 Bit Muxes := 1 9 Input 4 Bit Muxes := 1 10 Input 4 Bit Muxes := 1 23 Input 4 Bit Muxes := 1 5 Input 3 Bit Muxes := 5 2 Input 3 Bit Muxes := 9 3 Input 3 Bit Muxes := 2 4 Input 3 Bit Muxes := 2 50 Input 3 Bit Muxes := 3 10 Input 3 Bit Muxes := 1 2 Input 2 Bit Muxes := 14 48 Input 2 Bit Muxes := 1 4 Input 2 Bit Muxes := 5 50 Input 2 Bit Muxes := 2 2 Input 1 Bit Muxes := 84 48 Input 1 Bit Muxes := 22 3 Input 1 Bit Muxes := 7 4 Input 1 Bit Muxes := 7 5 Input 1 Bit Muxes := 11 50 Input 1 Bit Muxes := 12 6 Input 1 Bit Muxes := 5 --------------------------------------------------------------------------------- Finished RTL Component Statistics --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Part Resource Summary --------------------------------------------------------------------------------- Part Resources: DSPs: 240 (col length:80) BRAMs: 270 (col length: RAMB18 80 RAMB36 40) --------------------------------------------------------------------------------- Finished Part Resource Summary --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Cross Boundary and Area Optimization --------------------------------------------------------------------------------- WARNING: [Synth 8-7080] Parallel synthesis criteria is not met DSP Report: Generating DSP acumulador0, operation Mode is: A2*B. DSP Report: register acumulador0 is absorbed into DSP acumulador0. DSP Report: operator acumulador0 is absorbed into DSP acumulador0. DSP Report: operator acumulador0 is absorbed into DSP acumulador0. DSP Report: Generating DSP acumulador_reg, operation Mode is: (PCIN>>17)+A*B. DSP Report: register acumulador_reg is absorbed into DSP acumulador_reg. DSP Report: operator acumulador0 is absorbed into DSP acumulador_reg. DSP Report: operator acumulador0 is absorbed into DSP acumulador_reg. DSP Report: Generating DSP acumulador0, operation Mode is: A2*B2. DSP Report: register acumulador0 is absorbed into DSP acumulador0. DSP Report: register acumulador0 is absorbed into DSP acumulador0. DSP Report: operator acumulador0 is absorbed into DSP acumulador0. DSP Report: operator acumulador0 is absorbed into DSP acumulador0. DSP Report: Generating DSP acumulador_reg, operation Mode is: (PCIN>>17)+A2*B. DSP Report: register acumulador_reg is absorbed into DSP acumulador_reg. DSP Report: register acumulador_reg is absorbed into DSP acumulador_reg. DSP Report: operator acumulador0 is absorbed into DSP acumulador_reg. DSP Report: operator acumulador0 is absorbed into DSP acumulador_reg. WARNING: [Synth 8-7129] Port func3[2] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port func3[1] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port func3[0] in module CSR_Unit is either unconnected or has no load WARNING: [Synth 8-7129] Port csr_immediate[4] in module CSR_Unit is either unconnected or has no load INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[47]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[46]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[45]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[44]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[43]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[42]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[41]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[40]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[39]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[38]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[37]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[36]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[35]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[34]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[33]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[32]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[31]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[30]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[29]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[28]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[27]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[26]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[25]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[24]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[23]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[22]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[21]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[20]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[19]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[18]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[17]) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[47]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[46]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[45]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[44]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[43]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[42]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[41]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[40]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[39]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[38]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[37]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[36]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[35]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[34]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[33]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[32]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[31]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[30]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[29]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[28]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[27]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[26]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[25]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[24]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[23]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[22]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[21]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[20]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[19]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[18]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (acumulador_reg[17]__0) is unused and will be removed from module MDU. WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[22]) is unused and will be removed from module Control_Unit. --------------------------------------------------------------------------------- Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 446 ; free virtual = 27867 --------------------------------------------------------------------------------- Sort Area is acumulador0_3 : 0 0 : 2737 4966 : Used 1 time 0 Sort Area is acumulador0_3 : 0 1 : 2229 4966 : Used 1 time 0 Sort Area is acumulador0_0 : 0 0 : 2176 4080 : Used 1 time 0 Sort Area is acumulador0_0 : 0 1 : 1904 4080 : Used 1 time 0 --------------------------------------------------------------------------------- Start ROM, RAM, DSP, Shift Register and Retiming Reporting --------------------------------------------------------------------------------- ROM: Preliminary Mapping Report +------------+---------------------+---------------+----------------+ |Module Name | RTL Object | Depth x Width | Implemented As | +------------+---------------------+---------------+----------------+ |Interpreter | memory_mux_selector | 256x1 | LUT | |Interpreter | memory_mux_selector | 256x1 | LUT | +------------+---------------------+---------------+----------------+ Distributed RAM: Preliminary Mapping Report (see note below) +----------------+--------------------------------------+-----------+----------------------+------------------+ |Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives | +----------------+--------------------------------------+-----------+----------------------+------------------+ |processorci_top | u_Controller/Uart/tx_fifo/memory_reg | Implied | 8 x 8 | RAM32M x 2 | |processorci_top | u_Controller/Uart/rx_fifo/memory_reg | Implied | 8 x 8 | RAM32M x 2 | |processorci_top | u_Controller/Core_Memory/memory_reg | Implied | 2 K x 32 | RAM256X1S x 256 | +----------------+--------------------------------------+-----------+----------------------+------------------+ Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set) +------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+ |Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | +------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+ |MDU | A2*B | 18 | 15 | - | - | 48 | 1 | 0 | - | - | - | 0 | 0 | |MDU | (PCIN>>17)+A*B | 15 | 15 | - | - | 48 | 0 | 0 | - | - | - | 0 | 1 | |MDU | A2*B2 | 18 | 18 | - | - | 48 | 1 | 1 | - | - | - | 0 | 0 | |MDU | (PCIN>>17)+A2*B | 18 | 15 | - | - | 48 | 1 | 0 | - | - | - | 0 | 1 | +------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+ Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once. --------------------------------------------------------------------------------- Finished ROM, RAM, DSP, Shift Register and Retiming Reporting --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Applying XDC Timing Constraints --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 442 ; free virtual = 27862 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Timing Optimization --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 399 ; free virtual = 27819 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start ROM, RAM, DSP, Shift Register and Retiming Reporting --------------------------------------------------------------------------------- Distributed RAM: Final Mapping Report +----------------+--------------------------------------+-----------+----------------------+------------------+ |Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives | +----------------+--------------------------------------+-----------+----------------------+------------------+ |processorci_top | u_Controller/Uart/tx_fifo/memory_reg | Implied | 8 x 8 | RAM32M x 2 | |processorci_top | u_Controller/Uart/rx_fifo/memory_reg | Implied | 8 x 8 | RAM32M x 2 | |processorci_top | u_Controller/Core_Memory/memory_reg | Implied | 2 K x 32 | RAM256X1S x 256 | +----------------+--------------------------------------+-----------+----------------------+------------------+ --------------------------------------------------------------------------------- Finished ROM, RAM, DSP, Shift Register and Retiming Reporting --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Technology Mapping --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 397 ; free virtual = 27817 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start IO Insertion --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Flattening Before IO Insertion --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Finished Flattening Before IO Insertion --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Final Netlist Cleanup --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Finished Final Netlist Cleanup --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 400 ; free virtual = 27820 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Instances --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 400 ; free virtual = 27820 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Rebuilding User Hierarchy --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 399 ; free virtual = 27819 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Ports --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 396 ; free virtual = 27816 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 398 ; free virtual = 27818 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Nets --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 395 ; free virtual = 27815 --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Writing Synthesis Report --------------------------------------------------------------------------------- DSP Final Report (the ' indicates corresponding REG is set) +------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+ |Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | +------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+ |MDU | A''*B'' | 17 | 18 | - | - | 48 | 2 | 2 | - | - | - | 0 | 0 | |MDU | (PCIN>>17+A''*B'')' | 30 | 18 | - | - | 48 | 2 | 2 | - | - | - | 0 | 1 | |MDU | A''*B'' | 17 | 17 | - | - | 48 | 2 | 2 | - | - | - | 0 | 0 | |MDU | (PCIN>>17+A''*B'')' | 17 | 18 | - | - | 48 | 2 | 2 | - | - | - | 0 | 1 | +------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+ Report BlackBoxes: +-+--------------+----------+ | |BlackBox name |Instances | +-+--------------+----------+ +-+--------------+----------+ Report Cell Usage: +------+----------+------+ | |Cell |Count | +------+----------+------+ |1 |BUFG | 3| |2 |CARRY4 | 167| |3 |DSP48E1 | 4| |5 |LUT1 | 172| |6 |LUT2 | 428| |7 |LUT3 | 416| |8 |LUT4 | 291| |9 |LUT5 | 393| |10 |LUT6 | 1818| |11 |MUXF7 | 459| |12 |MUXF8 | 1| |13 |RAM256X1S | 256| |14 |RAM32M | 2| |15 |RAM32X1D | 4| |16 |FDCE | 32| |17 |FDRE | 2509| |18 |FDSE | 6| |19 |IBUF | 2| |20 |OBUF | 1| |21 |OBUFT | 2| +------+----------+------+ --------------------------------------------------------------------------------- Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 394 ; free virtual = 27814 --------------------------------------------------------------------------------- Synthesis finished with 0 errors, 0 critical warnings and 154 warnings. Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2303.289 ; gain = 523.441 ; free physical = 395 ; free virtual = 27815 Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2303.289 ; gain = 675.227 ; free physical = 394 ; free virtual = 27815 INFO: [Project 1-571] Translating synthesized netlist Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2303.289 ; gain = 0.000 ; free physical = 677 ; free virtual = 28097 INFO: [Netlist 29-17] Analyzing 893 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization Parsing XDC File [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc] WARNING: [Vivado 12-507] No nets matched 'sck_IBUF'. [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc:112] CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc:112] Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object. Finished Parsing XDC File [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.285 ; gain = 0.000 ; free physical = 677 ; free virtual = 28097 INFO: [Project 1-111] Unisim Transformation Summary: A total of 262 instances were transformed. RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 256 instances RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances Synth Design complete | Checksum: e6fc74ac INFO: [Common 17-83] Releasing license: Synthesis 85 Infos, 195 Warnings, 2 Critical Warnings and 0 Errors encountered. synth_design completed successfully synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:57 . Memory (MB): peak = 2367.320 ; gain = 1050.297 ; free physical = 677 ; free virtual = 28097 INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2101.687; main = 1813.726; forked = 429.013 INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3253.574; main = 2367.289; forked = 982.332 # opt_design Command: opt_design Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t' INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t' Running DRC as a precondition to command opt_design Starting DRC Task INFO: [DRC 23-27] Running DRC with 8 threads INFO: [Project 1-461] DRC finished with 0 Errors INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2431.316 ; gain = 63.996 ; free physical = 676 ; free virtual = 28096 Starting Cache Timing Information Task INFO: [Timing 38-35] Done setting XDC timing constraints. Ending Cache Timing Information Task | Checksum: 2810a7f3a Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2489.137 ; gain = 57.820 ; free physical = 650 ; free virtual = 28070 Starting Logic Optimization Task Phase 1 Initialization Phase 1.1 Core Generation And Design Setup Phase 1.1 Core Generation And Design Setup | Checksum: 2810a7f3a Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.074 ; gain = 0.000 ; free physical = 387 ; free virtual = 27807 Phase 1.2 Setup Constraints And Sort Netlist Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2810a7f3a Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.074 ; gain = 0.000 ; free physical = 387 ; free virtual = 27807 Phase 1 Initialization | Checksum: 2810a7f3a Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.074 ; gain = 0.000 ; free physical = 387 ; free virtual = 27807 Phase 2 Timer Update And Timing Data Collection Phase 2.1 Timer Update Phase 2.1 Timer Update | Checksum: 2810a7f3a Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2737.074 ; gain = 0.000 ; free physical = 386 ; free virtual = 27806 Phase 2.2 Timing Data Collection Phase 2.2 Timing Data Collection | Checksum: 2810a7f3a Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2737.074 ; gain = 0.000 ; free physical = 386 ; free virtual = 27806 Phase 2 Timer Update And Timing Data Collection | Checksum: 2810a7f3a Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2737.074 ; gain = 0.000 ; free physical = 386 ; free virtual = 27806 Phase 3 Retarget INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 18 pins INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Opt 31-49] Retargeted 0 cell(s). Phase 3 Retarget | Checksum: 266931a24 Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2737.074 ; gain = 0.000 ; free physical = 386 ; free virtual = 27806 Retarget | Checksum: 266931a24 INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells Phase 4 Constant propagation INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). Phase 4 Constant propagation | Checksum: 1eabfc716 Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2737.074 ; gain = 0.000 ; free physical = 386 ; free virtual = 27806 Constant propagation | Checksum: 1eabfc716 INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells Phase 5 Sweep Phase 5 Sweep | Checksum: 1eabcddd7 Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2737.074 ; gain = 0.000 ; free physical = 380 ; free virtual = 27801 Sweep | Checksum: 1eabcddd7 INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells Phase 6 BUFG optimization Phase 6 BUFG optimization | Checksum: 1eabcddd7 Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2769.090 ; gain = 32.016 ; free physical = 372 ; free virtual = 27792 BUFG optimization | Checksum: 1eabcddd7 INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells. Phase 7 Shift Register Optimization INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs Phase 7 Shift Register Optimization | Checksum: 1eabcddd7 Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2769.090 ; gain = 32.016 ; free physical = 370 ; free virtual = 27791 Shift Register Optimization | Checksum: 1eabcddd7 INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells Phase 8 Post Processing Netlist Phase 8 Post Processing Netlist | Checksum: 1eabcddd7 Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2769.090 ; gain = 32.016 ; free physical = 367 ; free virtual = 27788 Post Processing Netlist | Checksum: 1eabcddd7 INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells Phase 9 Finalization Phase 9.1 Finalizing Design Cores and Updating Shapes Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 21e0a9d50 Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2769.090 ; gain = 32.016 ; free physical = 379 ; free virtual = 27799 Phase 9.2 Verifying Netlist Connectivity Starting Connectivity Check Task Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2769.090 ; gain = 0.000 ; free physical = 377 ; free virtual = 27798 Phase 9.2 Verifying Netlist Connectivity | Checksum: 21e0a9d50 Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2769.090 ; gain = 32.016 ; free physical = 387 ; free virtual = 27807 Phase 9 Finalization | Checksum: 21e0a9d50 Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2769.090 ; gain = 32.016 ; free physical = 387 ; free virtual = 27807 Opt_design Change Summary ========================= ------------------------------------------------------------------------------------------------------------------------- | Phase | #Cells created | #Cells Removed | #Constrained objects preventing optimizations | ------------------------------------------------------------------------------------------------------------------------- | Retarget | 0 | 6 | 0 | | Constant propagation | 0 | 0 | 0 | | Sweep | 0 | 1 | 0 | | BUFG optimization | 0 | 0 | 0 | | Shift Register Optimization | 0 | 0 | 0 | | Post Processing Netlist | 0 | 0 | 0 | ------------------------------------------------------------------------------------------------------------------------- Ending Logic Optimization Task | Checksum: 21e0a9d50 Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2769.090 ; gain = 32.016 ; free physical = 387 ; free virtual = 27807 INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8 Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.090 ; gain = 0.000 ; free physical = 386 ; free virtual = 27806 Starting Power Optimization Task INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns. Ending Power Optimization Task | Checksum: 21e0a9d50 Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2769.090 ; gain = 0.000 ; free physical = 384 ; free virtual = 27805 Starting Final Cleanup Task Ending Final Cleanup Task | Checksum: 21e0a9d50 Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.090 ; gain = 0.000 ; free physical = 384 ; free virtual = 27805 Starting Netlist Obfuscation Task Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.090 ; gain = 0.000 ; free physical = 384 ; free virtual = 27804 Ending Netlist Obfuscation Task | Checksum: 21e0a9d50 Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.090 ; gain = 0.000 ; free physical = 384 ; free virtual = 27804 INFO: [Common 17-83] Releasing license: Implementation 19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. opt_design completed successfully opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2769.090 ; gain = 401.770 ; free physical = 384 ; free virtual = 27804 # place_design Command: place_design Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t' INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t' INFO: [Common 17-83] Releasing license: Implementation INFO: [DRC 23-27] Running DRC with 8 threads INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information. Running DRC as a precondition to command place_design INFO: [DRC 23-27] Running DRC with 8 threads INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information. INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs Starting Placer Task Phase 1 Placer Initialization Phase 1.1 Placer Initialization Netlist Sorting Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.105 ; gain = 0.000 ; free physical = 388 ; free virtual = 27808 Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 167916214 Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2801.105 ; gain = 0.000 ; free physical = 388 ; free virtual = 27808 Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.105 ; gain = 0.000 ; free physical = 388 ; free virtual = 27808 Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device INFO: [Timing 38-35] Done setting XDC timing constraints. Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16859042f Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2801.105 ; gain = 0.000 ; free physical = 387 ; free virtual = 27808 Phase 1.3 Build Placer Netlist Model Phase 1.3 Build Placer Netlist Model | Checksum: 1b65b368e Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 388 ; free virtual = 27808 Phase 1.4 Constrain Clocks/Macros Phase 1.4 Constrain Clocks/Macros | Checksum: 1b65b368e Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 388 ; free virtual = 27808 Phase 1 Placer Initialization | Checksum: 1b65b368e Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 388 ; free virtual = 27808 Phase 2 Global Placement Phase 2.1 Floorplanning Phase 2.1 Floorplanning | Checksum: 1c57e19a6 Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 382 ; free virtual = 27803 Phase 2.2 Update Timing before SLR Path Opt Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21c500f92 Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 383 ; free virtual = 27803 Phase 2.3 Post-Processing in Floorplanning Phase 2.3 Post-Processing in Floorplanning | Checksum: 21c500f92 Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 383 ; free virtual = 27803 Phase 2.4 Global Placement Core Phase 2.4.1 UpdateTiming Before Physical Synthesis Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a23a75d3 Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 375 ; free virtual = 27795 Phase 2.4.2 Physical Synthesis In Placer INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 76 LUT instances to create LUTNM shape INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0 INFO: [Physopt 32-1138] End 1 Pass. Optimized 32 nets or LUTs. Breaked 0 LUT, combined 32 existing LUTs and moved 0 existing LUT INFO: [Physopt 32-65] No nets found for high-fanout optimization. INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance. INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell INFO: [Physopt 32-670] No setup violation found. DSP Register Optimization was not performed. INFO: [Physopt 32-670] No setup violation found. Shift Register to Pipeline Optimization was not performed. INFO: [Physopt 32-670] No setup violation found. Shift Register Optimization was not performed. INFO: [Physopt 32-670] No setup violation found. BRAM Register Optimization was not performed. INFO: [Physopt 32-670] No setup violation found. URAM Register Optimization was not performed. INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.133 ; gain = 0.000 ; free physical = 373 ; free virtual = 27793 Summary of Physical Synthesis Optimizations ============================================ ----------------------------------------------------------------------------------------------------------------------------------------------------------- | Optimization | Added Cells | Removed Cells | Optimized Cells/Nets | Dont Touch | Iterations | Elapsed | ----------------------------------------------------------------------------------------------------------------------------------------------------------- | LUT Combining | 0 | 32 | 32 | 0 | 1 | 00:00:00 | | Retime | 0 | 0 | 0 | 0 | 1 | 00:00:00 | | Very High Fanout | 0 | 0 | 0 | 0 | 1 | 00:00:00 | | DSP Register | 0 | 0 | 0 | 0 | 0 | 00:00:00 | | Shift Register to Pipeline | 0 | 0 | 0 | 0 | 0 | 00:00:00 | | Shift Register | 0 | 0 | 0 | 0 | 0 | 00:00:00 | | BRAM Register | 0 | 0 | 0 | 0 | 0 | 00:00:00 | | URAM Register | 0 | 0 | 0 | 0 | 0 | 00:00:00 | | Dynamic/Static Region Interface Net Replication | 0 | 0 | 0 | 0 | 1 | 00:00:00 | | Total | 0 | 32 | 32 | 0 | 4 | 00:00:00 | ----------------------------------------------------------------------------------------------------------------------------------------------------------- Phase 2.4.2 Physical Synthesis In Placer | Checksum: 27029451b Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 381 ; free virtual = 27801 Phase 2.4 Global Placement Core | Checksum: 1f22f007d Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 381 ; free virtual = 27801 Phase 2 Global Placement | Checksum: 1f22f007d Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 381 ; free virtual = 27801 Phase 3 Detail Placement Phase 3.1 Commit Multi Column Macros Phase 3.1 Commit Multi Column Macros | Checksum: 1d2da3a54 Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 381 ; free virtual = 27801 Phase 3.2 Commit Most Macros & LUTRAMs Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1affa8bcd Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 381 ; free virtual = 27801 Phase 3.3 Area Swap Optimization Phase 3.3 Area Swap Optimization | Checksum: 2221ea61b Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 381 ; free virtual = 27801 Phase 3.4 Pipeline Register Optimization Phase 3.4 Pipeline Register Optimization | Checksum: 24bd9e95e Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 381 ; free virtual = 27801 Phase 3.5 Small Shape Detail Placement Phase 3.5 Small Shape Detail Placement | Checksum: 13e8bfe17 Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 374 ; free virtual = 27795 Phase 3.6 Re-assign LUT pins Phase 3.6 Re-assign LUT pins | Checksum: d342cf12 Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 374 ; free virtual = 27794 Phase 3.7 Pipeline Register Optimization Phase 3.7 Pipeline Register Optimization | Checksum: 1aba891cf Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 379 ; free virtual = 27799 Phase 3 Detail Placement | Checksum: 1aba891cf Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 374 ; free virtual = 27794 Phase 4 Post Placement Optimization and Clean-Up Phase 4.1 Post Commit Optimization INFO: [Timing 38-35] Done setting XDC timing constraints. Phase 4.1.1 Post Placement Optimization Post Placement Optimization Initialization | Checksum: 1183cafb7 Phase 4.1.1.1 BUFG Insertion Starting Physical Synthesis Task Phase 1 Physical Synthesis Initialization INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.875 | TNS=0.000 | Phase 1 Physical Synthesis Initialization | Checksum: d10f9f59 Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2808.133 ; gain = 0.000 ; free physical = 380 ; free virtual = 27800 INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0. Ending Physical Synthesis Task | Checksum: d10f9f59 Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2808.133 ; gain = 0.000 ; free physical = 380 ; free virtual = 27800 Phase 4.1.1.1 BUFG Insertion | Checksum: 1183cafb7 Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 380 ; free virtual = 27800 Phase 4.1.1.2 Post Placement Timing Optimization INFO: [Place 30-746] Post Placement Timing Summary WNS=8.875. For the most accurate timing information please run report_timing. Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: cf0f453c Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 380 ; free virtual = 27800 Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 380 ; free virtual = 27800 Phase 4.1 Post Commit Optimization | Checksum: cf0f453c Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 380 ; free virtual = 27800 Phase 4.2 Post Placement Cleanup Phase 4.2 Post Placement Cleanup | Checksum: cf0f453c Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 380 ; free virtual = 27800 Phase 4.3 Placer Reporting Phase 4.3.1 Print Estimated Congestion INFO: [Place 30-612] Post-Placement Estimated Congestion ____________________________________________________ | | Global Congestion | Short Congestion | | Direction | Region Size | Region Size | |___________|___________________|___________________| | North| 1x1| 1x1| |___________|___________________|___________________| | South| 1x1| 2x2| |___________|___________________|___________________| | East| 1x1| 1x1| |___________|___________________|___________________| | West| 1x1| 1x1| |___________|___________________|___________________| Phase 4.3.1 Print Estimated Congestion | Checksum: cf0f453c Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 380 ; free virtual = 27800 Phase 4.3 Placer Reporting | Checksum: cf0f453c Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 380 ; free virtual = 27800 Phase 4.4 Final Placement Cleanup Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.133 ; gain = 0.000 ; free physical = 380 ; free virtual = 27800 Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 380 ; free virtual = 27800 Phase 4 Post Placement Optimization and Clean-Up | Checksum: 127889ae3 Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 380 ; free virtual = 27800 Ending Placer Task | Checksum: 730fb9c4 Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.133 ; gain = 7.027 ; free physical = 380 ; free virtual = 27800 29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. place_design completed successfully place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.133 ; gain = 39.043 ; free physical = 380 ; free virtual = 27800 # report_utilization -hierarchical -file digilent_arty_a7_utilization_hierarchical_place.rpt # report_utilization -file digilent_arty_a7_utilization_place.rpt # report_io -file digilent_arty_a7_io.rpt report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2808.133 ; gain = 0.000 ; free physical = 380 ; free virtual = 27800 # report_control_sets -verbose -file digilent_arty_a7_control_sets.rpt report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2808.133 ; gain = 0.000 ; free physical = 378 ; free virtual = 27798 # report_clock_utilization -file digilent_arty_a7_clock_utilization.rpt # route_design Command: route_design Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t' INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t' Running DRC as a precondition to command route_design INFO: [DRC 23-27] Running DRC with 8 threads INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information. Starting Routing Task INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs Phase 1 Build RT Design Checksum: PlaceDB: d2d7818 ConstDB: 0 ShapeSum: 65e241ac RouteDB: 0 Post Restoration Checksum: NetGraph: 82dac97f | NumContArr: d338cf2b | Constraints: c2a8fa9d | Timing: c2a8fa9d Phase 1 Build RT Design | Checksum: 2db658de4 Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 367 ; free virtual = 27788 Phase 2 Router Initialization Phase 2.1 Fix Topology Constraints Phase 2.1 Fix Topology Constraints | Checksum: 2db658de4 Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 361 ; free virtual = 27782 Phase 2.2 Pre Route Cleanup Phase 2.2 Pre Route Cleanup | Checksum: 2db658de4 Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 361 ; free virtual = 27781 Number of Nodes with overlaps = 0 Phase 2.3 Update Timing Phase 2.3 Update Timing | Checksum: 1b3a82438 Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 367 ; free virtual = 27788 INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.797 | TNS=0.000 | WHS=0.008 | THS=0.000 | Router Utilization Summary Global Vertical Routing Utilization = 0.00335118 % Global Horizontal Routing Utilization = 0.00177607 % Routable Net Status* *Does not include unroutable nets such as driverless and loadless. Run report_route_status for detailed report. Number of Failed Nets = 5349 (Failed Nets is the sum of unrouted and partially routed nets) Number of Unrouted Nets = 5312 Number of Partially Routed Nets = 37 Number of Node Overlaps = 32 Phase 2 Router Initialization | Checksum: 2193b6002 Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 367 ; free virtual = 27788 Phase 3 Initial Routing Phase 3.1 Global Routing Phase 3.1 Global Routing | Checksum: 2193b6002 Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 367 ; free virtual = 27788 Phase 3.2 Initial Net Routing Phase 3.2 Initial Net Routing | Checksum: 2da85632c Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 355 ; free virtual = 27775 Phase 3 Initial Routing | Checksum: 2da85632c Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 355 ; free virtual = 27775 Phase 4 Rip-up And Reroute Phase 4.1 Global Iteration 0 Number of Nodes with overlaps = 589 Number of Nodes with overlaps = 4 Number of Nodes with overlaps = 0 INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.240 | TNS=0.000 | WHS=N/A | THS=N/A | Phase 4.1 Global Iteration 0 | Checksum: 1517ec672 Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 368 ; free virtual = 27789 Phase 4 Rip-up And Reroute | Checksum: 1517ec672 Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 368 ; free virtual = 27789 Phase 5 Delay and Skew Optimization Phase 5.1 Delay CleanUp Phase 5.1 Delay CleanUp | Checksum: 1517ec672 Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 368 ; free virtual = 27789 Phase 5.2 Clock Skew Optimization Phase 5.2 Clock Skew Optimization | Checksum: 1517ec672 Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 368 ; free virtual = 27789 Phase 5 Delay and Skew Optimization | Checksum: 1517ec672 Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 368 ; free virtual = 27789 Phase 6 Post Hold Fix Phase 6.1 Hold Fix Iter Phase 6.1.1 Update Timing Phase 6.1.1 Update Timing | Checksum: 17d113bf5 Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 368 ; free virtual = 27789 INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.336 | TNS=0.000 | WHS=0.472 | THS=0.000 | Phase 6.1 Hold Fix Iter | Checksum: 17d113bf5 Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 368 ; free virtual = 27789 Phase 6 Post Hold Fix | Checksum: 17d113bf5 Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 368 ; free virtual = 27789 Phase 7 Route finalize Router Utilization Summary Global Vertical Routing Utilization = 1.18122 % Global Horizontal Routing Utilization = 1.43521 % Routable Net Status* *Does not include unroutable nets such as driverless and loadless. Run report_route_status for detailed report. Number of Failed Nets = 0 (Failed Nets is the sum of unrouted and partially routed nets) Number of Unrouted Nets = 0 Number of Partially Routed Nets = 0 Number of Node Overlaps = 0 Phase 7 Route finalize | Checksum: 17d113bf5 Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 368 ; free virtual = 27789 Phase 8 Verifying routed nets Verification completed successfully Phase 8 Verifying routed nets | Checksum: 17d113bf5 Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 368 ; free virtual = 27788 Phase 9 Depositing Routes Phase 9 Depositing Routes | Checksum: 23da02934 Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 368 ; free virtual = 27788 Phase 10 Post Router Timing INFO: [Route 35-57] Estimated Timing Summary | WNS=8.336 | TNS=0.000 | WHS=0.472 | THS=0.000 | INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary. Phase 10 Post Router Timing | Checksum: 23da02934 Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 368 ; free virtual = 27788 INFO: [Route 35-16] Router Completed Successfully Phase 11 Post-Route Event Processing Phase 11 Post-Route Event Processing | Checksum: 11d0f9bda Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 368 ; free virtual = 27788 Ending Routing Task | Checksum: 11d0f9bda Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 358 ; free virtual = 27778 Routing Is Done. INFO: [Common 17-83] Releasing license: Implementation 12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered. route_design completed successfully route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 2864.160 ; gain = 0.000 ; free physical = 358 ; free virtual = 27779 # report_timing_summary -no_header -no_detailed_paths INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max. INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs ------------------------------------------------------------------------------------------------ | Timer Settings | -------------- ------------------------------------------------------------------------------------------------ Enable Multi Corner Analysis : Yes Enable Pessimism Removal : Yes Pessimism Removal Resolution : Nearest Common Node Enable Input Delay Default Clock : No Enable Preset / Clear Arcs : No Disable Flight Delays : No Ignore I/O Paths : No Timing Early Launch at Borrowing Latches : No Borrow Time for Max Delay Exceptions : Yes Merge Timing Exceptions : Yes Inter-SLR Compensation : Conservative Corner Analyze Analyze Name Max Paths Min Paths ------ --------- --------- Slow Yes Yes Fast Yes Yes ------------------------------------------------------------------------------------------------ | Report Methodology | ------------------ ------------------------------------------------------------------------------------------------ No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations. check_timing report Table of Contents ----------------- 1. checking no_clock (63982) 2. checking constant_clock (0) 3. checking pulse_width_clock (0) 4. checking unconstrained_internal_endpoints (16627) 5. checking no_input_delay (1) 6. checking no_output_delay (1) 7. checking multiple_clock (0) 8. checking generated_clocks (0) 9. checking loops (0) 10. checking partial_input_delay (0) 11. checking partial_output_delay (0) 12. checking latch_loops (0) 1. checking no_clock (63982) ---------------------------- There are 3598 register/latch pins with no clock driven by root clock pin: clk_o_reg/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[0]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[10]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[11]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[12]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[13]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[14]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[15]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[16]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[17]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[18]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[19]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[1]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[20]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[21]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[22]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[23]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[24]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[25]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[26]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[27]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[28]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[29]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[2]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[30]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[31]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[3]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[4]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[5]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[6]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[7]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[8]/Q (HIGH) There are 1887 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[9]/Q (HIGH) 2. checking constant_clock (0) ------------------------------ There are 0 register/latch pins with constant_clock. 3. checking pulse_width_clock (0) --------------------------------- There are 0 register/latch pins which need pulse_width check 4. checking unconstrained_internal_endpoints (16627) ---------------------------------------------------- There are 16627 pins that are not constrained for maximum delay. (HIGH) There are 0 pins that are not constrained for maximum delay due to constant clock. 5. checking no_input_delay (1) ------------------------------ There is 1 input port with no input delay specified. (HIGH) There are 0 input ports with no input delay but user has a false path constraint. 6. checking no_output_delay (1) ------------------------------- There is 1 port with no output delay specified. (HIGH) There are 0 ports with no output delay but user has a false path constraint There are 0 ports with no output delay but with a timing clock defined on it or propagating through it 7. checking multiple_clock (0) ------------------------------ There are 0 register/latch pins with multiple clocks. 8. checking generated_clocks (0) -------------------------------- There are 0 generated clocks that are not connected to a clock source. 9. checking loops (0) --------------------- There are 0 combinational loops in the design. 10. checking partial_input_delay (0) ------------------------------------ There are 0 input ports with partial input delay specified. 11. checking partial_output_delay (0) ------------------------------------- There are 0 ports with partial output delay specified. 12. checking latch_loops (0) ---------------------------- There are 0 combinational latch loops in the design through latch input ------------------------------------------------------------------------------------------------ | Design Timing Summary | --------------------- ------------------------------------------------------------------------------------------------ WNS(ns) TNS(ns) TNS Failing Endpoints TNS Total Endpoints WHS(ns) THS(ns) THS Failing Endpoints THS Total Endpoints WPWS(ns) TPWS(ns) TPWS Failing Endpoints TPWS Total Endpoints ------- ------- --------------------- ------------------- ------- ------- --------------------- ------------------- -------- -------- ---------------------- -------------------- 8.361 0.000 0 1 0.488 0.000 0 1 4.500 0.000 0 2 All user specified timing constraints are met. ------------------------------------------------------------------------------------------------ | Clock Summary | ------------- ------------------------------------------------------------------------------------------------ Clock Waveform(ns) Period(ns) Frequency(MHz) ----- ------------ ---------- -------------- sck {0.000 50.000} 100.000 10.000 sys_clk_pin {0.000 5.000} 10.000 100.000 ------------------------------------------------------------------------------------------------ | Intra Clock Table | ----------------- ------------------------------------------------------------------------------------------------ Clock WNS(ns) TNS(ns) TNS Failing Endpoints TNS Total Endpoints WHS(ns) THS(ns) THS Failing Endpoints THS Total Endpoints WPWS(ns) TPWS(ns) TPWS Failing Endpoints TPWS Total Endpoints ----- ------- ------- --------------------- ------------------- ------- ------- --------------------- ------------------- -------- -------- ---------------------- -------------------- sys_clk_pin 8.361 0.000 0 1 0.488 0.000 0 1 4.500 0.000 0 2 ------------------------------------------------------------------------------------------------ | Inter Clock Table | ----------------- ------------------------------------------------------------------------------------------------ From Clock To Clock WNS(ns) TNS(ns) TNS Failing Endpoints TNS Total Endpoints WHS(ns) THS(ns) THS Failing Endpoints THS Total Endpoints ---------- -------- ------- ------- --------------------- ------------------- ------- ------- --------------------- ------------------- ------------------------------------------------------------------------------------------------ | Other Path Groups Table | ----------------------- ------------------------------------------------------------------------------------------------ Path Group From Clock To Clock WNS(ns) TNS(ns) TNS Failing Endpoints TNS Total Endpoints WHS(ns) THS(ns) THS Failing Endpoints THS Total Endpoints ---------- ---------- -------- ------- ------- --------------------- ------------------- ------- ------- --------------------- ------------------- # report_route_status -file digilent_arty_a7_route_status.rpt # report_drc -file digilent_arty_a7_drc.rpt Command: report_drc -file digilent_arty_a7_drc.rpt INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/vivado/Vivado/2023.2/data/ip'. INFO: [DRC 23-27] Running DRC with 8 threads INFO: [Vivado_Tcl 2-168] The results of DRC are in file /var/jenkins_home/workspace/Risco-5/Risco-5/digilent_arty_a7_drc.rpt. report_drc completed successfully # report_timing_summary -datasheet -max_paths 10 -file digilent_arty_a7_timing.rpt INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max. INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs # report_power -file digilent_arty_a7_power.rpt Command: report_power -file digilent_arty_a7_power.rpt Running Vector-less Activity Propagation... Finished Running Vector-less Activity Propagation WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis. Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report. 0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered. report_power completed successfully # write_bitstream -force "digilent_arty_a7_100t.bit" Command: write_bitstream -force digilent_arty_a7_100t.bit Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t' INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t' Running DRC as a precondition to command write_bitstream INFO: [IP_Flow 19-1839] IP Catalog is up to date. INFO: [DRC 23-27] Running DRC with 8 threads WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design. Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0. It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax: set_property CFGBVS value1 [current_design] #where value1 is either VCCO or GND set_property CONFIG_VOLTAGE value2 [current_design] #where value2 is the voltage provided to configuration bank 0 Refer to the device configuration user guide for more information. WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Core/Mdu/acumulador0 output Core/Mdu/acumulador0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function. If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function. If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1. WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Core/Mdu/acumulador0__0 output Core/Mdu/acumulador0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function. If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function. If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1. WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Core/Mdu/acumulador0 multiplier stage Core/Mdu/acumulador0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function. If this multiplier was inferred, it is suggested to describe an additional register stage after this function. If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used. If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions. WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Core/Mdu/acumulador0__0 multiplier stage Core/Mdu/acumulador0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function. If this multiplier was inferred, it is suggested to describe an additional register stage after this function. If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used. If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions. WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Core/Mdu/acumulador_reg multiplier stage Core/Mdu/acumulador_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function. If this multiplier was inferred, it is suggested to describe an additional register stage after this function. If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used. If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions. WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Core/Mdu/acumulador_reg__0 multiplier stage Core/Mdu/acumulador_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function. If this multiplier was inferred, it is suggested to describe an additional register stage after this function. If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used. If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions. INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information. INFO: [Designutils 20-2272] Running write_bitstream with 8 threads. Loading data files... Loading site data... Loading route data... Processing options... Creating bitmap... Creating bitstream... Writing bitstream ./digilent_arty_a7_100t.bit... INFO: [Vivado 12-1842] Bitgen Completed Successfully. INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory. INFO: [Common 17-83] Releasing license: Implementation 9 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered. write_bitstream completed successfully write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3134.328 ; gain = 246.270 ; free physical = 169 ; free virtual = 27453 # exit INFO: [Common 17-206] Exiting Vivado at Fri Apr 18 21:13:34 2025... [Pipeline] } [Pipeline] // dir [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Flash digilent_arty_a7_100t) [Pipeline] dir Running in /var/jenkins_home/workspace/Risco-5/Risco-5 [Pipeline] { [Pipeline] echo Flashing FPGA digilent_arty_a7_100t. [Pipeline] sh + python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p Risco-5 -b digilent_arty_a7_100t -l Makefile executed successfully. Makefile output: Flashing the FPGA... /eda/oss-cad-suite/bin/openFPGALoader -b arty_a7_100t digilent_arty_a7_100t.bit empty Jtag frequency : requested 10.00MHz -> real 10.00MHz Open file DONE Parse file DONE load program Load SRAM: [================ ] 31.00% Load SRAM: [================================ ] 63.00% Load SRAM: [================================================ ] 95.00% Load SRAM: [===================================================] 100.00% Done Shift IR 35 ir: 1 isc_done 1 isc_ena 0 init 1 done 1 [Pipeline] } [Pipeline] // dir [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Test digilent_arty_a7_100t) [Pipeline] echo Testing FPGA digilent_arty_a7_100t. [Pipeline] sh + echo Test for FPGA in /dev/ttyUSB1 Test for FPGA in /dev/ttyUSB1 [Pipeline] sh + python3 /eda/processor_ci_tests/main.py -b 115200 -s 2 -c /eda/processor_ci_tests/config.json --p /dev/ttyUSB1 -m rv32i -k 0x41525459 32 Connected to FPGA with ID: b'ARTY' Checking for sync keyword... Sync keyword matched. Testsuite configurated. Running tests: RV32I in /eda/processor_ci_tests/tests/RV32I Running basic tests in /eda/processor_ci_tests/tests/RV32I/basic, with breakpoint 60 Running test: 000-addi.hex Running test: 001-sw.hex Running test: 002-slti.hex Running test: 003-sltiu.hex Running test: 004-xori.hex Running test: 005-ori.hex Running test: 006-andi.hex Running test: 007-slli.hex Running test: 008-srli.hex Running test: 009-srai.hex Running test: 010-lui.hex Running test: 011-auipc.hex Running test: 012-jal.hex Running test: 013-jalr.hex Running test: 014-beq.hex Running test: 015-bne.hex Running test: 016-blt.hex Running test: 017-bge.hex Running test: 018-bltu.hex Running test: 019-bgeu.hex Running test: 020-lb.hex Running test: 021-lh.hex Running test: 022-lw.hex Running test: 023-lbu.hex Running test: 024-lhu.hex Running test: 025-sb.hex Running test: 026-sh.hex Running test: 027-add.hex Running test: 028-sub.hex Running test: 029-sll.hex Running test: 030-slt.hex Running test: 031-sltu.hex Running test: 032-xor.hex Running test: 033-srl.hex Running test: 034-sra.hex Running test: 035-or.hex Running test: 036-and.hex Running test: 037-fence.hex Running test: 038-ecall.hex Running test: 039-ebreak.hex Running test: 040-timeout.hex Running test: 041-forwarding.hex Running test: 042-forwarding-lw.hex JUnit XML report generated: test_results_1745025240.21326.xml All tests finished. [Pipeline] } [Pipeline] // stage [Pipeline] } Lock released on resource [Resource: digilent_arty_a7_100t] [Pipeline] // lock [Pipeline] } [Pipeline] // stage [Pipeline] } [Pipeline] // parallel [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Declarative: Post Actions) [Pipeline] junit Recording test results [Checks API] No suitable checks publisher found. [Pipeline] } [Pipeline] // stage [Pipeline] } [Pipeline] // node [Pipeline] End of Pipeline Finished: UNSTABLE