Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (28 min in block)
node - (28 min in block)
node block - (1 min 25 sec in block)
stage - (5.5 sec in block)Git Clone
stage block (Git Clone) - (5 sec in block)
sh - (0.58 sec in self)rm -rf *.xml
sh - (0.47 sec in self)rm -rf Risco-5
sh - (3.5 sec in self)git clone --recursive --depth=1 https://github.com/JN513/Risco-5.git Risco-5
stage - (1.7 sec in block)Simulation
stage block (Simulation) - (1.2 sec in block)
dir - (0.89 sec in block)Risco-5
dir block - (0.63 sec in block)
sh - (0.41 sec in self)/eda/oss-cad-suite/bin/iverilog -o simulation.out -g2005 -s soc_tb -I src/core/ src/core/alu.v src/core/alu_control.v src/core/control_unit.v src/core/core.v src/core/csr_unit.v src/core/immediate_generator.v src/core/mdu.v src/core/mux.v src/core/pc.v src/core/registers.v tests/soc_test.v src/peripheral/bus.v src/peripheral/fifo.v src/peripheral/gpios.v src/peripheral/gpio.v src/peripheral/leds.v src/peripheral/memory.v src/peripheral/pwm.v src/peripheral/soc.v src/peripheral/uart_rx.v src/peripheral/uart_tx.v src/peripheral/uart.v
stage - (1.7 sec in block)Utilities
stage block (Utilities) - (1.2 sec in block)
dir - (0.9 sec in block)Risco-5
dir block - (0.61 sec in block)
sh - (0.41 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
stage - (1 min 15 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (1 min 14 sec in block)
parallel - (1 min 14 sec in block)
parallel block (Branch: digilent_arty_a7_100t) - (1 min 14 sec in block)
stage - (1 min 13 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (1 min 13 sec in block)
lock - (1 min 12 sec in block)digilent_arty_a7_100t
lock block - (1 min 12 sec in block)
stage - (1 min 10 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (1 min 9 sec in block)
dir - (1 min 9 sec in block)Risco-5
dir block - (1 min 8 sec in block)
echo - (0.17 sec in self)Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (1 min 7 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p Risco-5 -b digilent_arty_a7_100t
stage - (0.93 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (0.34 sec in block)
getContext - (0.15 sec in self)
stage - (0.67 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.36 sec in block)
getContext - (0.15 sec in self)
stage - (0.75 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.53 sec in block)
junit - (0.27 sec in self)**/*.xml