Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (29 sec in block)
node - (29 sec in block)
node block - (28 sec in block)
stage - (3.2 sec in block)git_clone
stage block (git_clone) - (2.8 sec in block)
sh - (0.97 sec in self)rm -Rf Pequeno-Risco-5/ build/
sh - (1 sec in self)git clone https://github.com/JN513/Pequeno-Risco-5.git
sh - (0.34 sec in self)cd Pequeno-Risco-5
stage - (1.5 sec in block)IVerilog
stage block (IVerilog) - (1.2 sec in block)
sh - (0.38 sec in self)mkdir -p build
sh - (0.39 sec in self) /eda/oss-cad-suite/bin/iverilog -o build/core_test.o -s core_tb Pequeno-Risco-5/src/*.v Pequeno-Risco-5/tests/core_test.v
sh - (0.35 sec in self)/eda/oss-cad-suite/bin/vvp build/core_test.o
stage - (13 sec in block)Yosys
stage block (Yosys) - (13 sec in block)
sh - (13 sec in self) /eda/oss-cad-suite/bin/yosys -p " read_verilog Pequeno-Risco-5/fpga/ecp5/main.v; read_verilog Pequeno-Risco-5/src/*.v; synth_ecp5 -json ./build/out.json -abc9 "
stage - (1.3 sec in block)NextPNR
stage block (NextPNR) - (1 sec in block)
sh - (0.86 sec in self) /eda/oss-cad-suite/bin/nextpnr-ecp5 --json ./build/out.json --write ./build/out_pnr.json --45k --lpf Pequeno-Risco-5/fpga/ecp5/pinout.lpf --textcfg ./build/out.config --package CABGA381 --speed 6 --ignore-loops --lpf-allow-unconstrained
stage - (1.4 sec in block)ECPPACK
stage block (ECPPACK) - (1 sec in block)
sh - (0.87 sec in self)/eda/oss-cad-suite/bin/ecppack --compress --input ./build/out.config --bit ./build/out.bit
stage - (7 sec in block)openFPGAloader
stage block (openFPGAloader) - (6.8 sec in block)
sh - (6.7 sec in self)/eda/oss-cad-suite/bin/openFPGALoader -b colorlight-i9 ./build/out.bit