Console Output

Started by timer
[Pipeline] Start of Pipeline
[Pipeline] node
Running on Jenkins in /var/jenkins_home/workspace/I2SRV64-SS-v1
[Pipeline] {
[Pipeline] stage
[Pipeline] { (Git Clone)
[Pipeline] sh
+ rm -rf *.xml
[Pipeline] sh
+ rm -rf I2SRV64-SS-v1
[Pipeline] sh
+ git clone --recursive --depth=1 https://github.com/RClabiisc/I2SRV64-SS-v1 I2SRV64-SS-v1
Cloning into 'I2SRV64-SS-v1'...
Updating files:  17% (388/2246)
Updating files:  18% (405/2246)
Updating files:  19% (427/2246)
Updating files:  20% (450/2246)
Updating files:  21% (472/2246)
Updating files:  22% (495/2246)
Updating files:  23% (517/2246)
Updating files:  24% (540/2246)
Updating files:  25% (562/2246)
Updating files:  26% (584/2246)
Updating files:  27% (607/2246)
Updating files:  28% (629/2246)
Updating files:  29% (652/2246)
Updating files:  30% (674/2246)
Updating files:  31% (697/2246)
Updating files:  32% (719/2246)
Updating files:  33% (742/2246)
Updating files:  34% (764/2246)
Updating files:  35% (787/2246)
Updating files:  36% (809/2246)
Updating files:  37% (832/2246)
Updating files:  38% (854/2246)
Updating files:  39% (876/2246)
Updating files:  40% (899/2246)
Updating files:  41% (921/2246)
Updating files:  42% (944/2246)
Updating files:  43% (966/2246)
Updating files:  44% (989/2246)
Updating files:  45% (1011/2246)
Updating files:  46% (1034/2246)
Updating files:  47% (1056/2246)
Updating files:  48% (1079/2246)
Updating files:  49% (1101/2246)
Updating files:  50% (1123/2246)
Updating files:  51% (1146/2246)
Updating files:  52% (1168/2246)
Updating files:  53% (1191/2246)
Updating files:  54% (1213/2246)
Updating files:  55% (1236/2246)
Updating files:  56% (1258/2246)
Updating files:  57% (1281/2246)
Updating files:  58% (1303/2246)
Updating files:  59% (1326/2246)
Updating files:  60% (1348/2246)
Updating files:  61% (1371/2246)
Updating files:  62% (1393/2246)
Updating files:  63% (1415/2246)
Updating files:  64% (1438/2246)
Updating files:  65% (1460/2246)
Updating files:  66% (1483/2246)
Updating files:  67% (1505/2246)
Updating files:  68% (1528/2246)
Updating files:  69% (1550/2246)
Updating files:  70% (1573/2246)
Updating files:  71% (1595/2246)
Updating files:  72% (1618/2246)
Updating files:  73% (1640/2246)
Updating files:  74% (1663/2246)
Updating files:  75% (1685/2246)
Updating files:  76% (1707/2246)
Updating files:  77% (1730/2246)
Updating files:  78% (1752/2246)
Updating files:  79% (1775/2246)
Updating files:  80% (1797/2246)
Updating files:  81% (1820/2246)
Updating files:  82% (1842/2246)
Updating files:  83% (1865/2246)
Updating files:  84% (1887/2246)
Updating files:  85% (1910/2246)
Updating files:  86% (1932/2246)
Updating files:  87% (1955/2246)
Updating files:  88% (1977/2246)
Updating files:  89% (1999/2246)
Updating files:  90% (2022/2246)
Updating files:  91% (2044/2246)
Updating files:  92% (2067/2246)
Updating files:  93% (2089/2246)
Updating files:  94% (2112/2246)
Updating files:  95% (2134/2246)
Updating files:  96% (2157/2246)
Updating files:  97% (2179/2246)
Updating files:  98% (2202/2246)
Updating files:  99% (2224/2246)
Updating files: 100% (2246/2246)
Updating files: 100% (2246/2246), done.
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Simulation)
[Pipeline] dir
Running in /var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1
[Pipeline] {
[Pipeline] echo
simulation not supported for mixed VHDL and Verilog files
[Pipeline] }
[Pipeline] // dir
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Utilities)
[Pipeline] dir
Running in /var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1
[Pipeline] {
[Pipeline] sh
+ pwd
+ python3 /eda/processor_ci/core/labeler_prototype.py -d /var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1 -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
WARNING: Error reading file /var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/axi64_to_axi32/hdl/axi_protocol_converter_v2_1_vl_rfs.v with encoding utf-8: 'utf-8' codec can't decode byte 0x92 in position 186616: invalid start byte
WARNING: Error reading file /var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/axi32_to_axilite32/hdl/axi_protocol_converter_v2_1_vl_rfs.v with encoding utf-8: 'utf-8' codec can't decode byte 0x92 in position 186616: invalid start byte
WARNING: Error reading file /var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/axi64_dramctrl_vc707/axi64_dramctrl_vc707/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v with encoding utf-8: 'utf-8' codec can't decode byte 0x92 in position 5409: invalid start byte
WARNING: Error reading file /var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/axi64_dramctrl_vc707/axi64_dramctrl_vc707/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v with encoding utf-8: 'utf-8' codec can't decode byte 0x92 in position 4154: invalid start byte
Trying to read file: /var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/AXI4lite_PBUS_XBar/hdl/axi_crossbar_v2_1_vl_rfs.v
Cache-related signals in PLRU32_TLB.v
Cache-related signals in PLRU4.v
Cache-related signals in core.v
Cache-related signals in Store_Queue.v
Possible cache file: DCache_Arbiter.v
Cache-related signals in DCache_Arbiter.v
Possible cache file: axi_master_interface_dcache.v
Cache-related signals in axi_master_interface_dcache.v
Possible cache file: axi_lite_master_interface_dcache.v
Cache-related signals in axi_lite_master_interface_dcache.v
Possible cache file: DCache.v
Possible cache file: DCache_Module.v
Cache-related signals in DCache_Module.v
Cache-related signals in dTLB.v
Cache-related signals in DTLB_port0_FSM.v
Cache-related signals in DTLB_port1_FSM.v
Cache-related signals in DTLB_top.v
Cache-related signals in EX_top.v
Cache-related signals in Retire_Unit_top.v
Cache-related signals in Issue_Unit_top.v
Cache-related signals in EU.v
Cache-related signals in FDIV.v
Cache-related signals in FMUL.v
Cache-related signals in FU_Load.v
Cache-related signals in FU_Store.v
Cache-related signals in FALU.v
Cache-related signals in serialdiv.v
Cache-related signals in IDIV.v
Cache-related signals in RS_Branch.v
Cache-related signals in Dispatch_Unit_top.v
Cache-related signals in RS_System.v
Cache-related signals in RS_Mem.v
Cache-related signals in RS_FP.v
Cache-related signals in RS_INT.v
Cache-related signals in Rename_Unit_top.v
Cache-related signals in Free_List.v
Cache-related signals in RV64GC_Decoder.v
Cache-related signals in Spectag_Unit.v
Cache-related signals in Decoder_top.v
Cache-related signals in Bundle_Generator.v
Cache-related signals in Instruction_Buffer.v
Cache-related signals in Branch_Checker.v
Cache-related signals in uBTB.v
Cache-related signals in IFU_top.v
Cache-related signals in iTLB.v
Cache-related signals in axi_master_interface_1.v
Possible cache file: ICache.v
Cache-related signals in ICache.v
Cache-related signals in SysCtl_top.v
Cache-related signals in AXI_PLIC_SLAVE.v
Cache-related signals in CoreCFG_v1_0.v
Cache-related signals in CLINT_v1_0.v
Cache-related signals in IB_bmem_4x186b_sim_netlist.v
Cache-related signals in axi64_to_axi32_sim_netlist.v
Cache-related signals in axi64_to_axi32.v
Cache-related signals in axi_data_fifo_v2_1_vl_rfs.v
Cache-related signals in axi_protocol_converter_v2_1_vl_rfs.v
Cache-related signals in axi_infrastructure_v1_1_vl_rfs.v
Cache-related signals in axi_clock_converter_v2_1_vl_rfs.v
Cache-related signals in axi_register_slice_v2_1_vl_rfs.v
Cache-related signals in generic_baseblocks_v2_1_vl_rfs.v
Cache-related signals in axi_dwidth_converter_v2_1_vlsyn_rfs.v
Cache-related signals in axi32_to_axilite32.v
Cache-related signals in axi_data_fifo_v2_1_vl_rfs.v
Cache-related signals in axi_protocol_converter_v2_1_vl_rfs.v
Cache-related signals in axi_infrastructure_v1_1_vl_rfs.v
Cache-related signals in axi_register_slice_v2_1_vl_rfs.v
Cache-related signals in generic_baseblocks_v2_1_vl_rfs.v
Cache-related signals in BTB_bmem_256x127b_sim_netlist.v
Cache-related signals in axi64_dramctrl_vc707_sim_netlist.v
Cache-related signals in axi64_dramctrl_vc707.v
Cache-related signals in axi64_dramctrl_vc707_mig.v
Cache-related signals in axi64_dramctrl_vc707_mig_sim.v
Cache-related signals in mig_7series_v4_2_ddr_axi_upsizer.v
Cache-related signals in mig_7series_v4_2_ddr_carry_or.v
Cache-related signals in mig_7series_v4_2_axi_mc_b_channel.v
Cache-related signals in mig_7series_v4_2_ddr_w_upsizer.v
Cache-related signals in mig_7series_v4_2_ddr_comparator_sel.v
Cache-related signals in mig_7series_v4_2_axi_mc_simple_fifo.v
Cache-related signals in mig_7series_v4_2_axi_mc_ar_channel.v
Cache-related signals in mig_7series_v4_2_axi_mc_wr_cmd_fsm.v
Cache-related signals in mig_7series_v4_2_axi_mc_r_channel.v
Cache-related signals in mig_7series_v4_2_ddr_carry_and.v
Cache-related signals in mig_7series_v4_2_axi_mc_wrap_cmd.v
Cache-related signals in mig_7series_v4_2_ddr_comparator_sel_static.v
Cache-related signals in mig_7series_v4_2_ddr_carry_latch_and.v
Cache-related signals in mig_7series_v4_2_ddr_axic_register_slice.v
Cache-related signals in mig_7series_v4_2_ddr_carry_latch_or.v
Cache-related signals in mig_7series_v4_2_axi_mc_incr_cmd.v
Cache-related signals in mig_7series_v4_2_axi_mc_w_channel.v
Cache-related signals in mig_7series_v4_2_axi_ctrl_reg.v
Cache-related signals in mig_7series_v4_2_ddr_a_upsizer.v
Cache-related signals in mig_7series_v4_2_axi_ctrl_reg_bank.v
Cache-related signals in mig_7series_v4_2_ddr_axi_register_slice.v
Cache-related signals in mig_7series_v4_2_axi_ctrl_read.v
Cache-related signals in mig_7series_v4_2_ddr_command_fifo.v
Cache-related signals in mig_7series_v4_2_axi_mc_cmd_translator.v
Cache-related signals in mig_7series_v4_2_ddr_comparator.v
Cache-related signals in mig_7series_v4_2_ddr_r_upsizer.v
Cache-related signals in mig_7series_v4_2_axi_ctrl_write.v
Cache-related signals in mig_7series_v4_2_axi_ctrl_top.v
Cache-related signals in mig_7series_v4_2_axi_mc_fifo.v
Cache-related signals in mig_7series_v4_2_axi_mc_cmd_arbiter.v
Cache-related signals in mig_7series_v4_2_axi_mc_cmd_fsm.v
Cache-related signals in mig_7series_v4_2_axi_ctrl_addr_decode.v
Cache-related signals in mig_7series_v4_2_axi_mc_aw_channel.v
Cache-related signals in mig_7series_v4_2_axi_mc.v
Cache-related signals in mig_7series_v4_2_iodelay_ctrl.v
Cache-related signals in mig_7series_v4_2_clk_ibuf.v
Cache-related signals in mig_7series_v4_2_tempmon.v
Cache-related signals in mig_7series_v4_2_infrastructure.v
Cache-related signals in mig_7series_v4_2_rank_common.v
Cache-related signals in mig_7series_v4_2_bank_common.v
Cache-related signals in mig_7series_v4_2_round_robin_arb.v
Cache-related signals in mig_7series_v4_2_col_mach.v
Cache-related signals in mig_7series_v4_2_arb_mux.v
Cache-related signals in mig_7series_v4_2_bank_cntrl.v
Cache-related signals in mig_7series_v4_2_bank_state.v
Cache-related signals in mig_7series_v4_2_arb_row_col.v
Cache-related signals in mig_7series_v4_2_bank_mach.v
Cache-related signals in mig_7series_v4_2_mc.v
Cache-related signals in mig_7series_v4_2_rank_mach.v
Cache-related signals in mig_7series_v4_2_bank_queue.v
Cache-related signals in mig_7series_v4_2_arb_select.v
Cache-related signals in mig_7series_v4_2_bank_compare.v
Cache-related signals in mig_7series_v4_2_rank_cntrl.v
Cache-related signals in mig_7series_v4_2_ui_cmd.v
Cache-related signals in mig_7series_v4_2_ui_top.v
Cache-related signals in mig_7series_v4_2_ui_wr_data.v
Cache-related signals in mig_7series_v4_2_ui_rd_data.v
Cache-related signals in mig_7series_v4_2_ecc_merge_enc.v
Cache-related signals in mig_7series_v4_2_fi_xor.v
Cache-related signals in mig_7series_v4_2_ecc_dec_fix.v
Cache-related signals in mig_7series_v4_2_ecc_gen.v
Cache-related signals in mig_7series_v4_2_ecc_buf.v
Cache-related signals in mig_7series_v4_2_ddr_phy_init.v
Cache-related signals in mig_7series_v4_2_ddr_phy_wrcal.v
Cache-related signals in mig_7series_v4_2_poc_top.v
Cache-related signals in mig_7series_v4_2_ddr_phy_wrlvl.v
Cache-related signals in mig_7series_v4_2_ddr_skip_calib_tap.v
Cache-related signals in mig_7series_v4_2_ddr_phy_ocd_lim.v
Cache-related signals in mig_7series_v4_2_ddr_of_pre_fifo.v
Cache-related signals in mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v
Cache-related signals in mig_7series_v4_2_ddr_phy_ocd_mux.v
Cache-related signals in mig_7series_v4_2_ddr_mc_phy.v
Cache-related signals in mig_7series_v4_2_ddr_phy_dqs_found_cal.v
Cache-related signals in mig_7series_v4_2_ddr_calib_top.v
Cache-related signals in mig_7series_v4_2_poc_pd.v
Cache-related signals in mig_7series_v4_2_poc_meta.v
Cache-related signals in mig_7series_v4_2_ddr_mc_phy_wrapper.v
Cache-related signals in mig_7series_v4_2_ddr_phy_ocd_samp.v
Cache-related signals in mig_7series_v4_2_ddr_phy_ocd_data.v
Cache-related signals in mig_7series_v4_2_poc_edge_store.v
Cache-related signals in mig_7series_v4_2_ddr_phy_4lanes.v
Cache-related signals in mig_7series_v4_2_poc_tap_base.v
Cache-related signals in mig_7series_v4_2_ddr_byte_lane.v
Cache-related signals in mig_7series_v4_2_ddr_phy_tempmon.v
Cache-related signals in mig_7series_v4_2_ddr_byte_group_io.v
Cache-related signals in mig_7series_v4_2_ddr_phy_ocd_cntlr.v
Cache-related signals in mig_7series_v4_2_ddr_phy_ocd_edge.v
Cache-related signals in mig_7series_v4_2_ddr_if_post_fifo.v
Cache-related signals in mig_7series_v4_2_ddr_phy_top.v
Cache-related signals in mig_7series_v4_2_ddr_phy_prbs_rdlvl.v
Cache-related signals in mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v
Cache-related signals in mig_7series_v4_2_ddr_phy_rdlvl.v
Cache-related signals in mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v
Cache-related signals in mig_7series_v4_2_poc_cc.v
Cache-related signals in mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v
Cache-related signals in mig_7series_v4_2_ddr_phy_oclkdelay_cal.v
Cache-related signals in mig_7series_v4_2_ddr_prbs_gen.v
Cache-related signals in mig_7series_v4_2_mem_intfc.v
Cache-related signals in mig_7series_v4_2_memc_ui_top_axi.v
Cache-related signals in AXI4lite_PBUS_XBar.v
Cache-related signals in axi_data_fifo_v2_1_vl_rfs.v
Cache-related signals in axi_infrastructure_v1_1_vl_rfs.v
Cache-related signals in axi_crossbar_v2_1_vl_rfs.v
Cache-related signals in axi_register_slice_v2_1_vl_rfs.v
Cache-related signals in generic_baseblocks_v2_1_vl_rfs.v
Cache-related signals in JTAG_to_AXI4_sim_netlist.v
Cache-related signals in JTAG_to_AXI4.v
Cache-related signals in fifo_generator_vlog_beh.v
Cache-related signals in dist_mem_gen_v8_0.v
Cache-related signals in AXIlite32_L3_XBar.v
Cache-related signals in axi_data_fifo_v2_1_vl_rfs.v
Cache-related signals in axi_infrastructure_v1_1_vl_rfs.v
Cache-related signals in axi_crossbar_v2_1_vl_rfs.v
Cache-related signals in axi_register_slice_v2_1_vl_rfs.v
Cache-related signals in generic_baseblocks_v2_1_vl_rfs.v
Cache-related signals in axi64_clkcnv_async_sim_netlist.v
Cache-related signals in axi64_clkcnv_async.v
Cache-related signals in axi_infrastructure_v1_1_vl_rfs.v
Cache-related signals in axi_clock_converter_v2_1_vl_rfs.v
Cache-related signals in InternalSRAM_8192x64b_sim_netlist.v
Cache-related signals in BootROM_2048x64b_sim_netlist.v
Cache-related signals in BootROM_2048x64b.v
Cache-related signals in blk_mem_gen_v8_4.v
Cache-related signals in PHT_bmem_4096x16b_sim_netlist.v
Cache-related signals in sys_clk_ctrl.v
Cache-related signals in sys_clk_ctrl_clk_wiz.v
Cache-related signals in AXI64_L2_XBar.v
Cache-related signals in axi_data_fifo_v2_1_vl_rfs.v
Cache-related signals in axi_infrastructure_v1_1_vl_rfs.v
Cache-related signals in axi_crossbar_v2_1_vl_rfs.v
Cache-related signals in axi_register_slice_v2_1_vl_rfs.v
Cache-related signals in generic_baseblocks_v2_1_vl_rfs.v
Results saved to /jenkins/processor_ci_utils/labels/I2SRV64-SS-v1.json
[Pipeline] }
[Pipeline] // dir
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (FPGA Build Pipeline)
[Pipeline] parallel
[Pipeline] { (Branch: digilent_arty_a7_100t)
[Pipeline] stage
[Pipeline] { (digilent_arty_a7_100t)
[Pipeline] lock
Trying to acquire lock on [Resource: digilent_arty_a7_100t]
Resource [digilent_arty_a7_100t] did not exist. Created.
Lock acquired on [Resource: digilent_arty_a7_100t]
[Pipeline] {
[Pipeline] stage
[Pipeline] { (Synthesis and PnR)
[Pipeline] dir
Running in /var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1
[Pipeline] {
[Pipeline] echo
Starting synthesis for FPGA digilent_arty_a7_100t.
[Pipeline] sh
+ python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p I2SRV64-SS-v1 -b digilent_arty_a7_100t
[LOCK] Criado: run.lock
File 'processor_ci_defines.vh' generated for board: 'digilent_arty_a7_100t'.
Final configuration file generated at /var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/build_digilent_arty_a7_100t.tcl
[LOCK] Removido: run.lock
Error executing Makefile.
ERROR: [Synth 8-9263] cannot open include file 'ltlib_v1_0_0_ver.vh' [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/ltlib_v1_0_vl_rfs.v:932]
ERROR: [Synth 8-9263] cannot open include file 'ltlib_v1_0_0_lib_fn.vh' [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/ltlib_v1_0_vl_rfs.v:953]
ERROR: [Synth 8-9263] cannot open include file 'ltlib_v1_0_0_ver.vh' [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/ltlib_v1_0_vl_rfs.v:999]
ERROR: [Synth 8-9263] cannot open include file 'ltlib_v1_0_0_lib_fn.vh' [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/ltlib_v1_0_vl_rfs.v:1013]
ERROR: [Synth 8-9263] cannot open include file 'ltlib_v1_0_0_ver.vh' [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/ltlib_v1_0_vl_rfs.v:1053]
ERROR: [Synth 8-9263] cannot open include file 'ltlib_v1_0_0_ver.vh' [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/ltlib_v1_0_vl_rfs.v:1111]
ERROR: [Synth 8-9263] cannot open include file 'ltlib_v1_0_0_ver.vh' [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/ltlib_v1_0_vl_rfs.v:1190]
ERROR: [Synth 8-9263] cannot open include file 'ltlib_v1_0_0_ver.vh' [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/ltlib_v1_0_vl_rfs.v:1284]
ERROR: [Synth 8-9263] cannot open include file 'ltlib_v1_0_0_ver.vh' [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/ltlib_v1_0_vl_rfs.v:1402]
ERROR: [Synth 8-9263] cannot open include file 'ltlib_v1_0_0_lib_fn.vh' [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/ltlib_v1_0_vl_rfs.v:1595]
ERROR: [Synth 8-9263] cannot open include file 'ltlib_v1_0_0_lib_fn.vh' [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/ltlib_v1_0_vl_rfs.v:1865]
ERROR: [Synth 8-9263] cannot open include file 'ltlib_v1_0_0_ver.vh' [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/ltlib_v1_0_vl_rfs.v:1905]
ERROR: [Synth 8-9263] cannot open include file 'ltlib_v1_0_0_ver.vh' [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/ltlib_v1_0_vl_rfs.v:2005]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/ltlib_v1_0_vl_rfs.v:2169]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/ltlib_v1_0_vl_rfs.v:2193]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/xsdbs_v1_0_vl_rfs.v:23]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/xsdbs_v1_0_vl_rfs.v:77]
ERROR: [Synth 8-9263] cannot open include file 'xsdbs_v1_0_2_i2x.vh' [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/xsdbs_v1_0_vl_rfs.v:262]
ERROR: [Synth 8-9263] cannot open include file 'xsdbs_v1_0_2_i2x.vh' [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/JTAG_to_AXI4/hdl/xsdbs_v1_0_vl_rfs.v:382]
ERROR: [Synth 8-5832] source file was generated for simulation and is not permitted as input to synthesis [/var/jenkins_home/workspace/I2SRV64-SS-v1/I2SRV64-SS-v1/Hardware_Source_Files/IP/AXI64_L2_XBar/AXI64_L2_XBar_sim_netlist.v:16]
ERROR: [Synth 8-439] module 'uart_rx' not found [/eda/processor-ci-controller/modules/uart.sv:260]
ERROR: [Synth 8-6156] failed synthesizing module 'UART' [/eda/processor-ci-controller/modules/uart.sv:1]
ERROR: [Synth 8-6156] failed synthesizing module 'Controller' [/eda/processor-ci-controller/rtl/controller.sv:1]
ERROR: [Synth 8-6156] failed synthesizing module 'processorci_top' [/eda/processor_ci/rtl/I2SRV64-SS-v1.sv:5]
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
make: *** [/eda/processor_ci/makefiles/digilent_arty_a7_100t.mk:12: digilent_arty_a7_100t.bit] Error 1

Traceback (most recent call last):
  File "/eda/processor_ci/main.py", line 142, in <module>
    main(
  File "/eda/processor_ci/main.py", line 89, in main
    build(build_file_path, board_name, toolchain_path)
  File "/eda/processor_ci/core/fpga.py", line 296, in build
    raise subprocess.CalledProcessError(process.returncode, 'make')
subprocess.CalledProcessError: Command 'make' returned non-zero exit status 2.
[Pipeline] }
[Pipeline] // dir
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Flash digilent_arty_a7_100t)
Stage "Flash digilent_arty_a7_100t" skipped due to earlier failure(s)
[Pipeline] getContext
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Test digilent_arty_a7_100t)
Stage "Test digilent_arty_a7_100t" skipped due to earlier failure(s)
[Pipeline] getContext
[Pipeline] }
[Pipeline] // stage
[Pipeline] }
Lock released on resource [Resource: digilent_arty_a7_100t]
[Pipeline] // lock
[Pipeline] }
[Pipeline] // stage
[Pipeline] }
Failed in branch digilent_arty_a7_100t
[Pipeline] // parallel
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Declarative: Post Actions)
[Pipeline] junit
Recording test results
[Checks API] No suitable checks publisher found.
[Pipeline] }
[Pipeline] // stage
[Pipeline] }
[Pipeline] // node
[Pipeline] End of Pipeline
ERROR: script returned exit code 1
Finished: FAILURE