Started by timer [Pipeline] Start of Pipeline [Pipeline] node Still waiting to schedule task Waiting for next available executor Running on Jenkins in /var/jenkins_home/workspace/I2SRV32-V-v1 [Pipeline] { [Pipeline] stage [Pipeline] { (Git Clone) [Pipeline] sh + rm -rf *.xml [Pipeline] sh + rm -rf I2SRV32-V-v1 [Pipeline] sh + git clone --recursive --depth=1 https://github.com/RClabiisc/I2SRV32-V-v1 I2SRV32-V-v1 Cloning into 'I2SRV32-V-v1'... Updating files: 79% (1655/2084) Updating files: 80% (1668/2084) Updating files: 81% (1689/2084) Updating files: 82% (1709/2084) Updating files: 83% (1730/2084) Updating files: 84% (1751/2084) Updating files: 85% (1772/2084) Updating files: 86% (1793/2084) Updating files: 87% (1814/2084) Updating files: 88% (1834/2084) Updating files: 89% (1855/2084) Updating files: 90% (1876/2084) Updating files: 91% (1897/2084) Updating files: 92% (1918/2084) Updating files: 93% (1939/2084) Updating files: 94% (1959/2084) Updating files: 95% (1980/2084) Updating files: 96% (2001/2084) Updating files: 97% (2022/2084) Updating files: 98% (2043/2084) Updating files: 99% (2064/2084) Updating files: 100% (2084/2084) Updating files: 100% (2084/2084), done. [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Simulation) [Pipeline] dir Running in /var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1 [Pipeline] { [Pipeline] echo simulation not supported for mixed VHDL and Verilog files [Pipeline] } [Pipeline] // dir [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Utilities) [Pipeline] dir Running in /var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1 [Pipeline] { [Pipeline] sh + pwd + python3 /eda/processor_ci/core/labeler_prototype.py -d /var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1 -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels Trying to read file: /var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1/Source code/rtl/PWM.v Cache-related signals in uart_top.v Cache-related signals in uart_debug_if.v Cache-related signals in or1200_wb_biu.v Cache-related signals in raminfr.v Cache-related signals in uart_wb.v Cache-related signals in uart_tfifo.v Cache-related signals in mem_hier.v Possible cache file: dcache_biu.v Cache-related signals in uart_defines.v Possible cache file: icache.v Cache-related signals in icache.v Cache-related signals in defines.v Possible cache file: dcache_top.v Cache-related signals in uart_receiver.v Cache-related signals in uart_transmitter.v Possible cache file: cachefsm.v Possible cache file: dcache_ram_fsm.v Cache-related signals in dcache_ram_fsm.v Cache-related signals in uart_regs.v Possible cache file: dcache_dpram.v Cache-related signals in dcache_dpram.v Cache-related signals in wishbone.v Cache-related signals in uart_rfifo.v Cache-related signals in vector_top.v Cache-related signals in icam.v Cache-related signals in cam.v Results saved to /jenkins/processor_ci_utils/labels/I2SRV32-V-v1.json [Pipeline] } [Pipeline] // dir [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (FPGA Build Pipeline) [Pipeline] parallel [Pipeline] { (Branch: digilent_arty_a7_100t) [Pipeline] stage [Pipeline] { (digilent_arty_a7_100t) [Pipeline] lock Trying to acquire lock on [Resource: digilent_arty_a7_100t] Resource [digilent_arty_a7_100t] did not exist. Created. Lock acquired on [Resource: digilent_arty_a7_100t] [Pipeline] { [Pipeline] stage [Pipeline] { (Synthesis and PnR) [Pipeline] dir Running in /var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1 [Pipeline] { [Pipeline] echo Starting synthesis for FPGA digilent_arty_a7_100t. [Pipeline] sh + python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p I2SRV32-V-v1 -b digilent_arty_a7_100t [LOCK] Criado: run.lock File 'processor_ci_defines.vh' generated for board: 'digilent_arty_a7_100t'. Final configuration file generated at /var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1/build_digilent_arty_a7_100t.tcl [LOCK] Removido: run.lock Error executing Makefile. ERROR: [Common 17-69] Command failed: File '/var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1/Source' does not exist make: *** [/eda/processor_ci/makefiles/digilent_arty_a7_100t.mk:12: digilent_arty_a7_100t.bit] Error 1 Traceback (most recent call last): File "/eda/processor_ci/main.py", line 142, in <module> main( File "/eda/processor_ci/main.py", line 89, in main build(build_file_path, board_name, toolchain_path) File "/eda/processor_ci/core/fpga.py", line 296, in build raise subprocess.CalledProcessError(process.returncode, 'make') subprocess.CalledProcessError: Command 'make' returned non-zero exit status 2. [Pipeline] } [Pipeline] // dir [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Flash digilent_arty_a7_100t) Stage "Flash digilent_arty_a7_100t" skipped due to earlier failure(s) [Pipeline] getContext [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Test digilent_arty_a7_100t) Stage "Test digilent_arty_a7_100t" skipped due to earlier failure(s) [Pipeline] getContext [Pipeline] } [Pipeline] // stage [Pipeline] } Lock released on resource [Resource: digilent_arty_a7_100t] [Pipeline] // lock [Pipeline] } [Pipeline] // stage [Pipeline] } Failed in branch digilent_arty_a7_100t [Pipeline] // parallel [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Declarative: Post Actions) [Pipeline] junit Recording test results No test report files were found. Configuration error? Error when executing always post condition: Also: org.jenkinsci.plugins.workflow.actions.ErrorAction$ErrorId: 80d977cc-20f9-4305-bae2-4eb6d906e635 hudson.AbortException: No test report files were found. Configuration error? at PluginClassLoader for junit//hudson.tasks.junit.JUnitParser$ParseResultCallable.invoke(JUnitParser.java:253) at hudson.FilePath.act(FilePath.java:1234) at hudson.FilePath.act(FilePath.java:1217) at PluginClassLoader for junit//hudson.tasks.junit.JUnitParser.parseResult(JUnitParser.java:146) at PluginClassLoader for junit//hudson.tasks.junit.JUnitResultArchiver.parse(JUnitResultArchiver.java:177) at PluginClassLoader for junit//hudson.tasks.junit.JUnitResultArchiver.parseAndSummarize(JUnitResultArchiver.java:282) at PluginClassLoader for junit//hudson.tasks.junit.pipeline.JUnitResultsStepExecution.run(JUnitResultsStepExecution.java:62) at PluginClassLoader for junit//hudson.tasks.junit.pipeline.JUnitResultsStepExecution.run(JUnitResultsStepExecution.java:27) at PluginClassLoader for workflow-step-api//org.jenkinsci.plugins.workflow.steps.SynchronousNonBlockingStepExecution.lambda$start$0(SynchronousNonBlockingStepExecution.java:49) at java.base/java.util.concurrent.Executors$RunnableAdapter.call(Unknown Source) at java.base/java.util.concurrent.FutureTask.run(Unknown Source) at java.base/java.util.concurrent.ThreadPoolExecutor.runWorker(Unknown Source) at java.base/java.util.concurrent.ThreadPoolExecutor$Worker.run(Unknown Source) at java.base/java.lang.Thread.run(Unknown Source) [Pipeline] } [Pipeline] // stage [Pipeline] } [Pipeline] // node [Pipeline] End of Pipeline ERROR: script returned exit code 1 Finished: FAILURE