![[Jenkins]](/jenkins/static/d05f6cb3/images/svgs/logo.svg){kind=logo}
Started by timer [Pipeline] Start of Pipeline [Pipeline] node Still waiting to schedule task Waiting for next available executor Running on Jenkins in /var/jenkins_home/workspace/I2SRV32-V-v1 [Pipeline] { [Pipeline] stage [Pipeline] { (Git Clone) [Pipeline] sh + rm -rf I2SRV32-V-v1 [Pipeline] sh + git clone --recursive --depth=1 https://github.com/RClabiisc/I2SRV32-V-v1 I2SRV32-V-v1 Cloning into 'I2SRV32-V-v1'... Updating files: 27% (567/2084) Updating files: 28% (584/2084) Updating files: 29% (605/2084) Updating files: 30% (626/2084) Updating files: 31% (647/2084) Updating files: 32% (667/2084) Updating files: 33% (688/2084) Updating files: 34% (709/2084) Updating files: 35% (730/2084) Updating files: 36% (751/2084) Updating files: 37% (772/2084) Updating files: 38% (792/2084) Updating files: 39% (813/2084) Updating files: 40% (834/2084) Updating files: 41% (855/2084) Updating files: 42% (876/2084) Updating files: 43% (897/2084) Updating files: 44% (917/2084) Updating files: 45% (938/2084) Updating files: 46% (959/2084) Updating files: 47% (980/2084) Updating files: 48% (1001/2084) Updating files: 49% (1022/2084) Updating files: 50% (1042/2084) Updating files: 51% (1063/2084) Updating files: 52% (1084/2084) Updating files: 53% (1105/2084) Updating files: 54% (1126/2084) Updating files: 55% (1147/2084) Updating files: 56% (1168/2084) Updating files: 57% (1188/2084) Updating files: 58% (1209/2084) Updating files: 59% (1230/2084) Updating files: 60% (1251/2084) Updating files: 61% (1272/2084) Updating files: 62% (1293/2084) Updating files: 63% (1313/2084) Updating files: 64% (1334/2084) Updating files: 65% (1355/2084) Updating files: 66% (1376/2084) Updating files: 67% (1397/2084) Updating files: 68% (1418/2084) Updating files: 69% (1438/2084) Updating files: 70% (1459/2084) Updating files: 71% (1480/2084) Updating files: 72% (1501/2084) Updating files: 73% (1522/2084) Updating files: 74% (1543/2084) Updating files: 75% (1563/2084) Updating files: 76% (1584/2084) Updating files: 77% (1605/2084) Updating files: 78% (1626/2084) Updating files: 79% (1647/2084) Updating files: 80% (1668/2084) Updating files: 81% (1689/2084) Updating files: 82% (1709/2084) Updating files: 83% (1730/2084) Updating files: 84% (1751/2084) Updating files: 85% (1772/2084) Updating files: 86% (1793/2084) Updating files: 87% (1814/2084) Updating files: 88% (1834/2084) Updating files: 89% (1855/2084) Updating files: 90% (1876/2084) Updating files: 90% (1880/2084) Updating files: 91% (1897/2084) Updating files: 92% (1918/2084) Updating files: 93% (1939/2084) Updating files: 94% (1959/2084) Updating files: 95% (1980/2084) Updating files: 96% (2001/2084) Updating files: 97% (2022/2084) Updating files: 98% (2043/2084) Updating files: 99% (2064/2084) Updating files: 100% (2084/2084) Updating files: 100% (2084/2084), done. [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Simulation) [Pipeline] dir Running in /var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1 [Pipeline] { [Pipeline] echo simulation not supported for mixed VHDL and Verilog files [Pipeline] } [Pipeline] // dir [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Utilities) [Pipeline] dir Running in /var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1 [Pipeline] { [Pipeline] sh + pwd + python3 /eda/processor_ci/core/labeler_prototype.py -d /var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1 -c /eda/processor_ci/config.json -o /jenkins/processor_ci_utils/labels Trying to read file: /var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1/Source code/rtl/PWM.v Cache-related signals in uart_top.v Cache-related signals in uart_debug_if.v Cache-related signals in or1200_wb_biu.v Cache-related signals in raminfr.v Cache-related signals in uart_wb.v Cache-related signals in uart_tfifo.v Cache-related signals in mem_hier.v Possible cache file: dcache_biu.v Cache-related signals in uart_defines.v Possible cache file: icache.v Cache-related signals in icache.v Cache-related signals in defines.v Possible cache file: dcache_top.v Cache-related signals in uart_receiver.v Cache-related signals in uart_transmitter.v Possible cache file: cachefsm.v Possible cache file: dcache_ram_fsm.v Cache-related signals in dcache_ram_fsm.v Cache-related signals in uart_regs.v Possible cache file: dcache_dpram.v Cache-related signals in dcache_dpram.v Cache-related signals in wishbone.v Cache-related signals in uart_rfifo.v Cache-related signals in vector_top.v Cache-related signals in icam.v Cache-related signals in cam.v Results saved to /jenkins/processor_ci_utils/labels/I2SRV32-V-v1.json [Pipeline] } [Pipeline] // dir [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (FPGA Build Pipeline) [Pipeline] parallel [Pipeline] { (Branch: colorlight_i9) [Pipeline] { (Branch: digilent_arty_a7_100t) [Pipeline] stage [Pipeline] { (colorlight_i9) [Pipeline] stage [Pipeline] { (digilent_arty_a7_100t) [Pipeline] lock Trying to acquire lock on [Resource: colorlight_i9] The resource [colorlight_i9] is locked by build riscv #59 #59 since Apr 4, 2025, 5:04 AM. [Resource: colorlight_i9] is not free, waiting for execution ... [Required resources: [colorlight_i9]] added into queue at position 0 [Pipeline] lock Trying to acquire lock on [Resource: digilent_arty_a7_100t] The resource [digilent_arty_a7_100t] is locked by build riscv #59 #59 since Apr 4, 2025, 5:06 AM. [Resource: digilent_arty_a7_100t] is not free, waiting for execution ... [Required resources: [digilent_arty_a7_100t]] added into queue at position 1 Lock acquired on [Resource: colorlight_i9] [Pipeline] { [Pipeline] stage [Pipeline] { (Synthesis and PnR) [Pipeline] dir Running in /var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1 [Pipeline] { [Pipeline] echo Starting synthesis for FPGA colorlight_i9. [Pipeline] sh + python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p I2SRV32-V-v1 -b colorlight_i9 Final configuration file generated at /var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1/build_colorlight_i9.tcl Error executing Makefile. ERROR: TCL interpreter returned an error: Yosys command produced an error make: *** [/eda/processor_ci/makefiles/colorlight_i9.mk:12: colorlight_i9.json] Error 1 Traceback (most recent call last): File "/eda/processor_ci/main.py", line 135, in <module> main( File "/eda/processor_ci/main.py", line 82, in main build(build_file_path, board_name, toolchain_path) File "/eda/processor_ci/core/fpga.py", line 307, in build raise subprocess.CalledProcessError(process.returncode, 'make') subprocess.CalledProcessError: Command 'make' returned non-zero exit status 2. [Pipeline] } [Pipeline] // dir [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Flash colorlight_i9) Stage "Flash colorlight_i9" skipped due to earlier failure(s) [Pipeline] getContext [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Test colorlight_i9) Stage "Test colorlight_i9" skipped due to earlier failure(s) [Pipeline] getContext [Pipeline] } [Pipeline] // stage [Pipeline] } Lock released on resource [Resource: colorlight_i9] [Pipeline] // lock [Pipeline] } [Pipeline] // stage [Pipeline] } Failed in branch colorlight_i9 Lock acquired on [Resource: digilent_arty_a7_100t] [Pipeline] { [Pipeline] stage [Pipeline] { (Synthesis and PnR) [Pipeline] dir Running in /var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1 [Pipeline] { [Pipeline] echo Starting synthesis for FPGA digilent_arty_a7_100t. [Pipeline] sh + python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p I2SRV32-V-v1 -b digilent_arty_a7_100t Final configuration file generated at /var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1/build_digilent_arty_a7_100t.tcl Error executing Makefile. ERROR: [Common 17-69] Command failed: File '/var/jenkins_home/workspace/I2SRV32-V-v1/I2SRV32-V-v1/Source' does not exist make: *** [/eda/processor_ci/makefiles/digilent_arty_a7_100t.mk:12: digilent_arty_a7_100t.bit] Error 1 Traceback (most recent call last): File "/eda/processor_ci/main.py", line 135, in <module> main( File "/eda/processor_ci/main.py", line 82, in main build(build_file_path, board_name, toolchain_path) File "/eda/processor_ci/core/fpga.py", line 307, in build raise subprocess.CalledProcessError(process.returncode, 'make') subprocess.CalledProcessError: Command 'make' returned non-zero exit status 2. [Pipeline] } [Pipeline] // dir [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Flash digilent_arty_a7_100t) Stage "Flash digilent_arty_a7_100t" skipped due to earlier failure(s) [Pipeline] getContext [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Test digilent_arty_a7_100t) Stage "Test digilent_arty_a7_100t" skipped due to earlier failure(s) [Pipeline] getContext [Pipeline] } [Pipeline] // stage [Pipeline] } Lock released on resource [Resource: digilent_arty_a7_100t] [Pipeline] // lock [Pipeline] } [Pipeline] // stage [Pipeline] } Failed in branch digilent_arty_a7_100t [Pipeline] // parallel [Pipeline] } [Pipeline] // stage [Pipeline] stage [Pipeline] { (Declarative: Post Actions) [Pipeline] junit Recording test results No test report files were found. Configuration error? Error when executing always post condition: Also: org.jenkinsci.plugins.workflow.actions.ErrorAction$ErrorId: 97a43be9-895a-49f9-aff3-7fe7720d03a6 hudson.AbortException: No test report files were found. Configuration error? at PluginClassLoader for junit//hudson.tasks.junit.JUnitParser$ParseResultCallable.invoke(JUnitParser.java:253) at hudson.FilePath.act(FilePath.java:1234) at hudson.FilePath.act(FilePath.java:1217) at PluginClassLoader for junit//hudson.tasks.junit.JUnitParser.parseResult(JUnitParser.java:146) at PluginClassLoader for junit//hudson.tasks.junit.JUnitResultArchiver.parse(JUnitResultArchiver.java:177) at PluginClassLoader for junit//hudson.tasks.junit.JUnitResultArchiver.parseAndSummarize(JUnitResultArchiver.java:282) at PluginClassLoader for junit//hudson.tasks.junit.pipeline.JUnitResultsStepExecution.run(JUnitResultsStepExecution.java:62) at PluginClassLoader for junit//hudson.tasks.junit.pipeline.JUnitResultsStepExecution.run(JUnitResultsStepExecution.java:27) at PluginClassLoader for workflow-step-api//org.jenkinsci.plugins.workflow.steps.SynchronousNonBlockingStepExecution.lambda$start$0(SynchronousNonBlockingStepExecution.java:49) at java.base/java.util.concurrent.Executors$RunnableAdapter.call(Unknown Source) at java.base/java.util.concurrent.FutureTask.run(Unknown Source) at java.base/java.util.concurrent.ThreadPoolExecutor.runWorker(Unknown Source) at java.base/java.util.concurrent.ThreadPoolExecutor$Worker.run(Unknown Source) at java.base/java.lang.Thread.run(Unknown Source) [Pipeline] } [Pipeline] // stage [Pipeline] } [Pipeline] // node [Pipeline] End of Pipeline ERROR: script returned exit code 1 Finished: FAILURE