![[Jenkins]](/jenkins/static/d05f6cb3/images/svgs/logo.svg){kind=logo}
| Step | Arguments | Status | ||
|---|---|---|---|---|
| Start of Pipeline - (7 sec in block) | ||||
| node - (6.3 sec in block) | ||||
| node block - (5.9 sec in block) | ||||
| stage - (4 sec in block) | Git Clone | |||
| stage block (Git Clone) - (3.5 sec in block) | ||||
| sh - (0.46 sec in self) | rm -Rf dv-cpu-rv/ build/ | |||
| sh - (2.8 sec in self) | git clone https://github.com/devindang/dv-cpu-rv.git | |||
| stage - (1.4 sec in block) | IVerilog | |||
| stage block (IVerilog) - (1.2 sec in block) | ||||
| dir - (0.86 sec in block) | dv-cpu-rv/core/ | |||
| dir block - (0.62 sec in block) | ||||
| sh - (0.42 sec in self) | /usr/bin/iverilog -o test.o -s tb_rv_core bench/tb_rv_core.v rtl/rv_alu_ctrl.v rtl/rv_alu.v rtl/rv_branch_predict.v rtl/rv_branch_test.v rtl/rv_core.v rtl/rv_ctrl.v rtl/rv_data_mem.v rtl/rv_div.v rtl/rv_dpram.v rtl/rv_forward.v rtl/rv_hzd_detect.v rtl/rv_imm_gen.v rtl/rv_instr_mem.v rtl/rv_mem_map.v rtl/rv_mul.v rtl/rv_rf.v |