Skip to content
[Jenkins]Jenkins
log in
StepArgumentsStatus
Start of Pipeline - (1 min 46 sec in block)
node - (1 min 45 sec in block)
node block - (1 min 17 sec in block)
stage - (2.4 sec in block)Git Clone
stage block (Git Clone) - (1.9 sec in block)
sh - (0.59 sec in self)rm -rf Cores-SweRV
sh - (0.92 sec in self)git clone --recursive --depth=1 https://github.com/chipsalliance/Cores-SweRV Cores-SweRV
stage - (1.2 sec in block)Simulation
stage block (Simulation) - (0.86 sec in block)
dir - (0.51 sec in block)Cores-SweRV
dir block - (0.28 sec in block)
echo - (0.1 sec in self)simulation not supported for System Verilog files
stage - (2.6 sec in block)Utilities
stage block (Utilities) - (2.1 sec in block)
dir - (0.81 sec in block)Cores-SweRV
dir block - (0.58 sec in block)
sh - (0.39 sec in self)python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config.json -o /jenkins/processor_ci_utils/labels
stage - (1 min 9 sec in block)FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (1 min 9 sec in block)
parallel - (1 min 8 sec in block)
parallel block (Branch: colorlight_i9) - (59 ms in block)
stage - (8.5 sec in block)colorlight_i9
stage block (colorlight_i9) - (8.2 sec in block)
lock - (7.4 sec in block)colorlight_i9
lock block - (6.8 sec in block)
stage - (4.5 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (3.9 sec in block)
dir - (3.5 sec in block)Cores-SweRV
dir block - (3.2 sec in block)
echo - (0.15 sec in self)Starting synthesis for FPGA colorlight_i9.
sh - (2.9 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p Cores-SweRV -b colorlight_i9
stage - (0.93 sec in block)Flash colorlight_i9
stage block (Flash colorlight_i9) - (0.38 sec in block)
getContext - (0.16 sec in self)
stage - (0.65 sec in block)Test colorlight_i9
stage block (Test colorlight_i9) - (0.38 sec in block)
getContext - (0.16 sec in self)
parallel block (Branch: digilent_arty_a7_100t) - (1 min 8 sec in block)
stage - (1 min 7 sec in block)digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (1 min 7 sec in block)
lock - (1 min 6 sec in block)digilent_arty_a7_100t
lock block - (43 sec in block)
stage - (41 sec in block)Synthesis and PnR
stage block (Synthesis and PnR) - (40 sec in block)
dir - (40 sec in block)Cores-SweRV
dir block - (39 sec in block)
echo - (0.32 sec in self)Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (39 sec in self)python3 /eda/processor_ci/main.py -c /eda/processor_ci/config.json -p Cores-SweRV -b digilent_arty_a7_100t
stage - (0.98 sec in block)Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (0.38 sec in block)
getContext - (0.17 sec in self)
stage - (0.68 sec in block)Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (0.38 sec in block)
getContext - (0.16 sec in self)
stage - (0.77 sec in block)Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.53 sec in block)
junit - (0.25 sec in self)**/test-reports/*.xml