Skip to content
Jenkins
log in
Dashboard
Baby-Risco-5
#73
Pipeline Steps
Status
Changes
Console Output
View Build Information
Timings
Lockable resources
Open Blue Ocean
Pipeline Overview
Pipeline Console
Embeddable Build Status
Pipeline Steps
Workspaces
Previous Build
Next Build
Step
Arguments
Status
Start of Pipeline - (17 hr in block)
node - (17 hr in block)
node block - (17 hr in block)
stage - (2.5 sec in block)
Git Clone
stage block (Git Clone) - (2 sec in block)
sh - (0.55 sec in self)
rm -rf Baby-Risco-5
sh - (1.2 sec in self)
git clone --recursive --depth=1 https://github.com/JN513/Baby-Risco-5 Baby-Risco-5
stage - (1.7 sec in block)
Simulation
stage block (Simulation) - (1.2 sec in block)
dir - (0.91 sec in block)
Baby-Risco-5
dir block - (0.64 sec in block)
sh - (0.41 sec in self)
/eda/oss-cad-suite/bin/iverilog -o simulation.out -g2005 -s Core src/core/alu.v src/core/alu_control.v src/core/control_unit.v src/core/core.v src/core/immediate_generator.v src/core/registers.v
stage - (1.7 sec in block)
Utilities
stage block (Utilities) - (1.2 sec in block)
dir - (0.86 sec in block)
Baby-Risco-5
dir block - (0.62 sec in block)
sh - (0.41 sec in self)
python3 /eda/processor_ci/core/labeler_prototype.py -d $(pwd) -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
stage - (17 hr in block)
FPGA Build Pipeline
stage block (FPGA Build Pipeline) - (17 hr in block)
parallel - (17 hr in block)
parallel block (Branch: colorlight_i9) - (51 ms in block)
stage - (17 hr in block)
colorlight_i9
stage block (colorlight_i9) - (17 hr in block)
lock - (17 hr in block)
colorlight_i9
lock block - (17 hr in block)
stage - (4 min 8 sec in block)
Synthesis and PnR
stage block (Synthesis and PnR) - (4 min 8 sec in block)
dir - (4 min 7 sec in block)
Baby-Risco-5
dir block - (4 min 7 sec in block)
echo - (0.15 sec in self)
Starting synthesis for FPGA colorlight_i9.
sh - (4 min 6 sec in self)
python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p Baby-Risco-5 -b colorlight_i9
stage - (14 sec in block)
Flash colorlight_i9
stage block (Flash colorlight_i9) - (13 sec in block)
dir - (13 sec in block)
Baby-Risco-5
dir block - (12 sec in block)
echo - (0.15 sec in self)
Flashing FPGA colorlight_i9.
sh - (12 sec in self)
python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p Baby-Risco-5 -b colorlight_i9 -l
stage - (17 hr in block)
Test colorlight_i9
stage block (Test colorlight_i9) - (17 hr in block)
echo - (0.21 sec in self)
Testing FPGA colorlight_i9.
dir - (17 hr in block)
Baby-Risco-5
dir block - (17 hr in block)
sh - (0.47 sec in self)
echo "Test for FPGA in /dev/ttyACM0"
sh - (17 hr in self)
python3 /eda/processor_ci_tests/test_runner/run.py --config /eda/processor_ci_tests/test_runner/config.json --port /dev/ttyACM0
parallel block (Branch: digilent_arty_a7_100t) - (6 min 25 sec in block)
stage - (6 min 24 sec in block)
digilent_arty_a7_100t
stage block (digilent_arty_a7_100t) - (6 min 24 sec in block)
lock - (6 min 23 sec in block)
digilent_arty_a7_100t
lock block - (6 min 22 sec in block)
stage - (6 min 8 sec in block)
Synthesis and PnR
stage block (Synthesis and PnR) - (6 min 8 sec in block)
dir - (6 min 7 sec in block)
Baby-Risco-5
dir block - (6 min 7 sec in block)
echo - (0.15 sec in self)
Starting synthesis for FPGA digilent_arty_a7_100t.
sh - (6 min 6 sec in self)
python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p Baby-Risco-5 -b digilent_arty_a7_100t
stage - (5.1 sec in block)
Flash digilent_arty_a7_100t
stage block (Flash digilent_arty_a7_100t) - (4.6 sec in block)
dir - (4.2 sec in block)
Baby-Risco-5
dir block - (4 sec in block)
echo - (0.15 sec in self)
Flashing FPGA digilent_arty_a7_100t.
sh - (3.6 sec in self)
python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p Baby-Risco-5 -b digilent_arty_a7_100t -l
stage - (8.3 sec in block)
Test digilent_arty_a7_100t
stage block (Test digilent_arty_a7_100t) - (8 sec in block)
echo - (0.2 sec in self)
Testing FPGA digilent_arty_a7_100t.
dir - (7.5 sec in block)
Baby-Risco-5
dir block - (7 sec in block)
sh - (0.47 sec in self)
echo "Test for FPGA in /dev/ttyUSB1"
sh - (6.3 sec in self)
python3 /eda/processor_ci_tests/test_runner/run.py --config /eda/processor_ci_tests/test_runner/config.json --port /dev/ttyUSB1
stage - (0.76 sec in block)
Declarative: Post Actions
stage block (Declarative: Post Actions) - (0.53 sec in block)
junit - (0.28 sec in self)
**/test-reports/*.xml