Skip to content

Console Output

+ /eda/oss-cad-suite/bin/iverilog -o simulation.out -g2005 -s aukv -I rtl/wishbone/ rtl/core/aukv.v rtl/core/aukv_alu.v rtl/core/aukv_csr_regfile.v rtl/core/aukv_decode.v rtl/core/aukv_execute.v rtl/core/aukv_fetch.v rtl/core/aukv_gpr_regfilie.v rtl/core/aukv_mem.v
rtl/core/aukv.v:253: error: Unable to bind wire/reg/memory `ex_dafe_zone' in `aukv'
rtl/core/aukv.v:255:      : A symbol with that name was declared here. Check for declaration after use.
rtl/core/aukv.v:253: error: Unable to elaborate r-value: (ex_dafe_zone)&(i_irq)
rtl/core/aukv.v:255: error: Unable to bind wire/reg/memory `ex0_instr_valid' in `aukv'
rtl/core/aukv.v:320:      : A symbol with that name was declared here. Check for declaration after use.
rtl/core/aukv.v:255: error: Unable to elaborate r-value: ((ex0_br_en)&(ex0_instr_valid))&(~(ma0_stall))
4 error(s) during elaboration.