Skip to content
[Jenkins]Jenkins
log in

Workspace

/ rv3n /
.git
.Xil
build
FPGA
rtl
sim
testbench
.gitattributesApr 29, 2025, 1:18:54 AM66 B
build_digilent_arty_a7_100t.tclApr 29, 2025, 1:19:01 AM3.30 KiB
clockInfo.txtApr 29, 2025, 1:19:58 AM375 B
diagram.pngApr 29, 2025, 1:18:54 AM57.29 KiB
digilent_arty_a7_100t.bitApr 29, 2025, 1:20:52 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 29, 2025, 1:20:02 AM16.56 KiB
digilent_arty_a7_control_sets.rptApr 29, 2025, 1:20:02 AM12.48 KiB
digilent_arty_a7_drc.rptApr 29, 2025, 1:20:33 AM2.36 KiB
digilent_arty_a7_io.rptApr 29, 2025, 1:20:02 AM96.82 KiB
digilent_arty_a7_power.rptApr 29, 2025, 1:20:34 AM8.55 KiB
digilent_arty_a7_route_status.rptApr 29, 2025, 1:20:32 AM651 B
digilent_arty_a7_timing.rptApr 29, 2025, 1:20:34 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 29, 2025, 1:20:01 AM3.09 KiB
digilent_arty_a7_utilization_place.rptApr 29, 2025, 1:20:01 AM10.57 KiB
LICENSEApr 29, 2025, 1:18:54 AM11.06 KiB
processor_ci_defines.vhApr 29, 2025, 1:19:01 AM300 B
README.mdApr 29, 2025, 1:18:54 AM3.88 KiB
simulation.outApr 29, 2025, 1:18:56 AM716.36 KiB