Skip to content
[Jenkins]Jenkins
log in

Workspace

/ rv3n /
.git
.Xil
build
FPGA
rtl
sim
testbench
.gitattributesMay 6, 2025, 1:18:53 AM66 B
build_digilent_arty_a7_100t.tclMay 6, 2025, 1:19:00 AM3.30 KiB
clockInfo.txtMay 6, 2025, 1:19:57 AM375 B
diagram.pngMay 6, 2025, 1:18:53 AM57.29 KiB
digilent_arty_a7_100t.bitMay 6, 2025, 1:20:51 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 6, 2025, 1:20:01 AM16.56 KiB
digilent_arty_a7_control_sets.rptMay 6, 2025, 1:20:01 AM12.48 KiB
digilent_arty_a7_drc.rptMay 6, 2025, 1:20:32 AM2.36 KiB
digilent_arty_a7_io.rptMay 6, 2025, 1:20:01 AM96.82 KiB
digilent_arty_a7_power.rptMay 6, 2025, 1:20:33 AM8.55 KiB
digilent_arty_a7_route_status.rptMay 6, 2025, 1:20:32 AM651 B
digilent_arty_a7_timing.rptMay 6, 2025, 1:20:33 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 6, 2025, 1:20:01 AM3.09 KiB
digilent_arty_a7_utilization_place.rptMay 6, 2025, 1:20:01 AM10.57 KiB
LICENSEMay 6, 2025, 1:18:53 AM11.06 KiB
processor_ci_defines.vhMay 6, 2025, 1:19:00 AM300 B
README.mdMay 6, 2025, 1:18:53 AM3.88 KiB
simulation.outMay 6, 2025, 1:18:55 AM716.36 KiB