Skip to content
[Jenkins]Jenkins
log in

Workspace

/ pulpino /
.git
.Xil
ci
doc
fpga
ips
rtl
sw
tb
vsim
.gitignoreMay 13, 2025, 4:40:43 AM34 B
.gitlab-ci.ymlMay 13, 2025, 4:40:43 AM2.53 KiB
build_digilent_arty_a7_100t.tclMay 13, 2025, 4:40:49 AM5.08 KiB
clockInfo.txtMay 13, 2025, 4:42:59 AM375 B
create-archive.pyMay 13, 2025, 4:40:43 AM1.54 KiB
digilent_arty_a7_100t.bitMay 13, 2025, 4:45:05 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 13, 2025, 4:43:12 AM16.56 KiB
digilent_arty_a7_control_sets.rptMay 13, 2025, 4:43:11 AM12.48 KiB
digilent_arty_a7_drc.rptMay 13, 2025, 4:44:36 AM2.36 KiB
digilent_arty_a7_io.rptMay 13, 2025, 4:43:11 AM96.82 KiB
digilent_arty_a7_power.rptMay 13, 2025, 4:44:38 AM8.55 KiB
digilent_arty_a7_route_status.rptMay 13, 2025, 4:44:34 AM651 B
digilent_arty_a7_timing.rptMay 13, 2025, 4:44:37 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 13, 2025, 4:43:11 AM3.09 KiB
digilent_arty_a7_utilization_place.rptMay 13, 2025, 4:43:11 AM10.57 KiB
generate-scripts.pyMay 13, 2025, 4:40:43 AM2.37 KiB
ips_list.ymlMay 13, 2025, 4:40:43 AM1.24 KiB
LICENSEMay 13, 2025, 4:40:43 AM10.15 KiB
processor_ci_defines.vhMay 13, 2025, 4:40:49 AM300 B
README.mdMay 13, 2025, 4:40:43 AM7.75 KiB
update-ips.pyMay 13, 2025, 4:40:43 AM2.87 KiB