Skip to content

Workspace

/ mor1kx /
.git
.github/workflows
.Xil
bench
doc
rtl/verilog
.gitignoreMay 2, 2025, 5:13:04 AM6 B
build_digilent_arty_a7_100t.tclMay 2, 2025, 5:13:10 AM6.42 KiB
clockInfo.txtMay 2, 2025, 5:14:07 AM375 B
digilent_arty_a7_100t.bitMay 2, 2025, 5:15:02 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 2, 2025, 5:14:12 AM16.56 KiB
digilent_arty_a7_control_sets.rptMay 2, 2025, 5:14:11 AM12.48 KiB
digilent_arty_a7_drc.rptMay 2, 2025, 5:14:43 AM2.36 KiB
digilent_arty_a7_io.rptMay 2, 2025, 5:14:11 AM96.82 KiB
digilent_arty_a7_power.rptMay 2, 2025, 5:14:44 AM8.55 KiB
digilent_arty_a7_route_status.rptMay 2, 2025, 5:14:42 AM651 B
digilent_arty_a7_timing.rptMay 2, 2025, 5:14:43 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 2, 2025, 5:14:11 AM3.09 KiB
digilent_arty_a7_utilization_place.rptMay 2, 2025, 5:14:11 AM10.57 KiB
JenkinsfileMay 2, 2025, 5:13:04 AM1.93 KiB
LICENSEMay 2, 2025, 5:13:04 AM14.20 KiB
mor1kx.coreMay 2, 2025, 5:13:04 AM6.35 KiB
processor_ci_defines.vhMay 2, 2025, 5:13:10 AM300 B
README.mdMay 2, 2025, 5:13:04 AM10.33 KiB
simulation.outMay 2, 2025, 5:13:05 AM554.41 KiB