Skip to content
[Jenkins]Jenkins
log in

Workspace

/ RISC-V /
.git
.Xil
core
documentation
lib
peripherals
processor
test
build_digilent_arty_a7_100t.tclApr 30, 2025, 4:15:10 AM3.23 KiB
clockInfo.txtApr 30, 2025, 4:16:07 AM375 B
digilent_arty_a7_100t.bitApr 30, 2025, 4:17:01 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 30, 2025, 4:16:11 AM16.56 KiB
digilent_arty_a7_control_sets.rptApr 30, 2025, 4:16:11 AM12.48 KiB
digilent_arty_a7_drc.rptApr 30, 2025, 4:16:42 AM2.36 KiB
digilent_arty_a7_io.rptApr 30, 2025, 4:16:11 AM96.82 KiB
digilent_arty_a7_power.rptApr 30, 2025, 4:16:43 AM8.55 KiB
digilent_arty_a7_route_status.rptApr 30, 2025, 4:16:42 AM651 B
digilent_arty_a7_timing.rptApr 30, 2025, 4:16:43 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 30, 2025, 4:16:11 AM3.09 KiB
digilent_arty_a7_utilization_place.rptApr 30, 2025, 4:16:11 AM10.57 KiB
LICENSEApr 30, 2025, 4:15:03 AM1.07 KiB
processor_ci_defines.vhApr 30, 2025, 4:15:10 AM300 B
README.mdApr 30, 2025, 4:15:03 AM812 B
simplified_pipeline.pngApr 30, 2025, 4:15:03 AM177.18 KiB
simulation.outApr 30, 2025, 4:15:05 AM226.29 KiB