Skip to content
[Jenkins]Jenkins
log in

Workspace

/ RISC-V /
.git
.Xil
core
documentation
lib
peripherals
processor
test
build_digilent_arty_a7_100t.tclMay 5, 2025, 4:15:10 AM3.23 KiB
clockInfo.txtMay 5, 2025, 4:16:06 AM375 B
digilent_arty_a7_100t.bitMay 5, 2025, 4:17:00 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 5, 2025, 4:16:10 AM16.56 KiB
digilent_arty_a7_control_sets.rptMay 5, 2025, 4:16:10 AM12.48 KiB
digilent_arty_a7_drc.rptMay 5, 2025, 4:16:42 AM2.36 KiB
digilent_arty_a7_io.rptMay 5, 2025, 4:16:10 AM96.82 KiB
digilent_arty_a7_power.rptMay 5, 2025, 4:16:42 AM8.55 KiB
digilent_arty_a7_route_status.rptMay 5, 2025, 4:16:41 AM651 B
digilent_arty_a7_timing.rptMay 5, 2025, 4:16:42 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 5, 2025, 4:16:10 AM3.09 KiB
digilent_arty_a7_utilization_place.rptMay 5, 2025, 4:16:10 AM10.57 KiB
LICENSEMay 5, 2025, 4:15:03 AM1.07 KiB
processor_ci_defines.vhMay 5, 2025, 4:15:10 AM300 B
README.mdMay 5, 2025, 4:15:03 AM812 B
simplified_pipeline.pngMay 5, 2025, 4:15:03 AM177.18 KiB
simulation.outMay 5, 2025, 4:15:04 AM226.29 KiB