Skip to content
[Jenkins]Jenkins
log in

Workspace

/ Pequeno-Risco-5 /
.git
.github
.Xil
docs
fpga
software
src
tests
.gitattributesMay 7, 2025, 5:07:52 AM29 B
.gitignoreMay 7, 2025, 5:07:52 AM21 B
build_digilent_arty_a7_100t.tclMay 7, 2025, 5:07:58 AM2.99 KiB
clockInfo.txtMay 7, 2025, 5:10:08 AM375 B
digilent_arty_a7_100t.bitMay 7, 2025, 5:12:15 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 7, 2025, 5:10:22 AM16.56 KiB
digilent_arty_a7_control_sets.rptMay 7, 2025, 5:10:21 AM12.48 KiB
digilent_arty_a7_drc.rptMay 7, 2025, 5:11:46 AM2.36 KiB
digilent_arty_a7_io.rptMay 7, 2025, 5:10:21 AM96.82 KiB
digilent_arty_a7_power.rptMay 7, 2025, 5:11:48 AM8.55 KiB
digilent_arty_a7_route_status.rptMay 7, 2025, 5:11:44 AM651 B
digilent_arty_a7_timing.rptMay 7, 2025, 5:11:47 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 7, 2025, 5:10:21 AM3.09 KiB
digilent_arty_a7_utilization_place.rptMay 7, 2025, 5:10:21 AM10.57 KiB
LICENSEMay 7, 2025, 5:07:52 AM1.05 KiB
processor_ci_defines.vhMay 7, 2025, 5:07:58 AM300 B
README.mdMay 7, 2025, 5:07:52 AM2.08 KiB
simulation.outMay 7, 2025, 5:07:53 AM56.82 KiB