Skip to content
[Jenkins]Jenkins
log in

Workspace

/ Pequeno-Risco-5 /
.git
.github
.Xil
docs
fpga
software
src
tests
.gitattributesMay 6, 2025, 4:55:04 AM29 B
.gitignoreMay 6, 2025, 4:55:04 AM21 B
build_digilent_arty_a7_100t.tclMay 6, 2025, 4:55:10 AM2.99 KiB
clockInfo.txtMay 6, 2025, 4:56:06 AM375 B
digilent_arty_a7_100t.bitMay 6, 2025, 4:57:01 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 6, 2025, 4:56:10 AM16.56 KiB
digilent_arty_a7_control_sets.rptMay 6, 2025, 4:56:10 AM12.48 KiB
digilent_arty_a7_drc.rptMay 6, 2025, 4:56:42 AM2.36 KiB
digilent_arty_a7_io.rptMay 6, 2025, 4:56:10 AM96.82 KiB
digilent_arty_a7_power.rptMay 6, 2025, 4:56:42 AM8.55 KiB
digilent_arty_a7_route_status.rptMay 6, 2025, 4:56:41 AM651 B
digilent_arty_a7_timing.rptMay 6, 2025, 4:56:42 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 6, 2025, 4:56:10 AM3.09 KiB
digilent_arty_a7_utilization_place.rptMay 6, 2025, 4:56:10 AM10.57 KiB
LICENSEMay 6, 2025, 4:55:04 AM1.05 KiB
processor_ci_defines.vhMay 6, 2025, 4:55:10 AM300 B
README.mdMay 6, 2025, 4:55:04 AM2.08 KiB
simulation.outMay 6, 2025, 4:55:05 AM56.82 KiB