Started by timer
[Pipeline] Start of Pipeline
[Pipeline] node
Running on Jenkins in /var/jenkins_home/workspace/tinyriscv
[Pipeline] {
[Pipeline] stage
[Pipeline] { (Git Clone)
[Pipeline] sh
+ rm -rf test_results_1745635440.855983.xml
[Pipeline] sh
+ rm -rf tinyriscv
[Pipeline] sh
+ git clone --recursive --depth=1 https://github.com/liangkangnan/tinyriscv tinyriscv
Cloning into 'tinyriscv'...
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Simulation)
[Pipeline] dir
Running in /var/jenkins_home/workspace/tinyriscv/tinyriscv
[Pipeline] {
[Pipeline] sh
+ /eda/oss-cad-suite/bin/iverilog -o simulation.out -g2005 -s tinyriscv -I rtl/core/ rtl/core/clint.v rtl/core/csr_reg.v rtl/core/ctrl.v rtl/core/div.v rtl/core/ex.v rtl/core/id.v rtl/core/id_ex.v rtl/core/if_id.v rtl/core/pc_reg.v rtl/core/regs.v rtl/core/rib.v rtl/core/tinyriscv.v rtl/utils/gen_dff.v
[Pipeline] }
[Pipeline] // dir
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Utilities)
[Pipeline] dir
Running in /var/jenkins_home/workspace/tinyriscv/tinyriscv
[Pipeline] {
[Pipeline] sh
+ pwd
+ python3 /eda/processor_ci/core/labeler_prototype.py -d /var/jenkins_home/workspace/tinyriscv/tinyriscv -c /eda/processor_ci/config -o /jenkins/processor_ci_utils/labels
WARNING: Error reading file /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/clint.v with encoding utf-8: 'utf-8' codec can't decode byte 0xba in position 1074: invalid start byte
WARNING: Error reading file /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/clint.v with encoding utf-8: 'utf-8' codec can't decode byte 0xba in position 1074: invalid start byte
Trying to read file: /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/tinyriscv.v
Trying to read file: /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/clint.v
Results saved to /jenkins/processor_ci_utils/labels/tinyriscv.json
[Pipeline] }
[Pipeline] // dir
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (FPGA Build Pipeline)
[Pipeline] parallel
[Pipeline] { (Branch: digilent_arty_a7_100t)
[Pipeline] stage
[Pipeline] { (digilent_arty_a7_100t)
[Pipeline] lock
Trying to acquire lock on [Resource: digilent_arty_a7_100t]
Resource [digilent_arty_a7_100t] did not exist. Created.
Lock acquired on [Resource: digilent_arty_a7_100t]
[Pipeline] {
[Pipeline] stage
[Pipeline] { (Synthesis and PnR)
[Pipeline] dir
Running in /var/jenkins_home/workspace/tinyriscv/tinyriscv
[Pipeline] {
[Pipeline] echo
Starting synthesis for FPGA digilent_arty_a7_100t.
[Pipeline] sh
+ python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p tinyriscv -b digilent_arty_a7_100t
[LOCK] Criado: run.lock
File 'processor_ci_defines.vh' generated for board: 'digilent_arty_a7_100t'.
Final configuration file generated at /var/jenkins_home/workspace/tinyriscv/tinyriscv/build_digilent_arty_a7_100t.tcl
[LOCK] Removido: run.lock
Makefile executed successfully.
Makefile output:
Building the Design...
/eda/vivado/Vivado/2023.2/bin/vivado -mode batch -nolog -nojournal -source /var/jenkins_home/workspace/tinyriscv/tinyriscv/build_digilent_arty_a7_100t.tcl
****** Vivado v2023.2 (64-bit)
**** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
**** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
**** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
source /var/jenkins_home/workspace/tinyriscv/tinyriscv/build_digilent_arty_a7_100t.tcl
# read_verilog -sv /eda/processor_ci/rtl/tinyriscv.sv
read_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1319.988 ; gain = 0.023 ; free physical = 6219 ; free virtual = 28705
# read_verilog /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/clint.v
# read_verilog /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/csr_reg.v
# read_verilog /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/ctrl.v
# read_verilog /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/div.v
# read_verilog /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/ex.v
# read_verilog /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/id.v
# read_verilog /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/id_ex.v
# read_verilog /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/if_id.v
# read_verilog /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/pc_reg.v
# read_verilog /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/regs.v
# read_verilog /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/rib.v
# read_verilog /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/tinyriscv.v
# read_verilog /var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/utils/gen_dff.v
# set_property include_dirs [list "/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/" ] [get_filesets sources_1]
# read_verilog -sv /eda/processor-ci-controller/modules/uart.sv
# read_verilog /eda/processor-ci-controller/modules/UART/rtl/uart_rx.v
# read_verilog /eda/processor-ci-controller/modules/UART/rtl/uart_tx.v
# read_verilog -sv /eda/processor-ci-controller/rtl/ahblite_to_wishbone.sv
# read_verilog -sv /eda/processor-ci-controller/rtl/axi4_to_wishbone.sv
# read_verilog -sv /eda/processor-ci-controller/rtl/axi4lite_to_wishbone.sv
# read_verilog -sv /eda/processor-ci-controller/rtl/fifo.sv
# read_verilog -sv /eda/processor-ci-controller/rtl/reset.sv
# read_verilog -sv /eda/processor-ci-controller/rtl/clk_divider.sv
# read_verilog -sv /eda/processor-ci-controller/rtl/memory.sv
# read_verilog -sv /eda/processor-ci-controller/rtl/interpreter.sv
# read_verilog -sv /eda/processor-ci-controller/rtl/controller.sv
# set_param general.maxThreads 16
# read_xdc "/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc"
# set_property PROCESSING_ORDER EARLY [get_files /eda/processor_ci/constraints/digilent_arty_a7_100t.xdc]
# synth_design -top "processorci_top" -part "xc7a100tcsg324-1"
Command: synth_design -top processorci_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2756294
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2033.742 ; gain = 405.715 ; free physical = 5266 ; free virtual = 27752
---------------------------------------------------------------------------------
WARNING: [Synth 8-10929] literal value 'd8 truncated to fit in 3 bits [/eda/processor-ci-controller/rtl/ahblite_to_wishbone.sv:104]
WARNING: [Synth 8-10929] literal value 'd16 truncated to fit in 3 bits [/eda/processor-ci-controller/rtl/ahblite_to_wishbone.sv:105]
WARNING: [Synth 8-6901] identifier 'PAYLOAD_BITS' is used before its declaration [/eda/processor-ci-controller/modules/UART/rtl/uart_rx.v:16]
WARNING: [Synth 8-6901] identifier 'PAYLOAD_BITS' is used before its declaration [/eda/processor-ci-controller/modules/UART/rtl/uart_tx.v:16]
INFO: [Synth 8-6157] synthesizing module 'processorci_top' [/eda/processor_ci/rtl/tinyriscv.sv:5]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/eda/processor-ci-controller/rtl/controller.sv:1]
Parameter CLK_FREQ bound to: 50000000 - type: integer
Parameter BIT_RATE bound to: 115200 - type: integer
Parameter PAYLOAD_BITS bound to: 8 - type: integer
Parameter BUFFER_SIZE bound to: 8 - type: integer
Parameter PULSE_CONTROL_BITS bound to: 32 - type: integer
Parameter BUS_WIDTH bound to: 32 - type: integer
Parameter WORD_SIZE_BY bound to: 4 - type: integer
Parameter ID bound to: 1095914585 - type: integer
Parameter RESET_CLK_CYCLES bound to: 20 - type: integer
Parameter MEMORY_FILE bound to: (null) - type: string
Parameter MEMORY_SIZE bound to: 8192 - type: integer
INFO: [Synth 8-6157] synthesizing module 'ClkDivider' [/eda/processor-ci-controller/rtl/clk_divider.sv:1]
Parameter COUNTER_BITS bound to: 32 - type: integer
Parameter PULSE_CONTROL_BITS bound to: 32 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'ClkDivider' (0#1) [/eda/processor-ci-controller/rtl/clk_divider.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Interpreter' [/eda/processor-ci-controller/rtl/interpreter.sv:1]
Parameter CLK_FREQ bound to: 50000000 - type: integer
Parameter PULSE_CONTROL_BITS bound to: 32 - type: integer
Parameter BUS_WIDTH bound to: 32 - type: integer
Parameter ID bound to: 1095914585 - type: integer
Parameter RESET_CLK_CYCLES bound to: 20 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'Interpreter' (0#1) [/eda/processor-ci-controller/rtl/interpreter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'UART' [/eda/processor-ci-controller/modules/uart.sv:1]
Parameter CLK_FREQ bound to: 50000000 - type: integer
Parameter BIT_RATE bound to: 115200 - type: integer
Parameter PAYLOAD_BITS bound to: 8 - type: integer
Parameter BUFFER_SIZE bound to: 8 - type: integer
Parameter WORD_SIZE_BY bound to: 4 - type: integer
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/eda/processor-ci-controller/modules/uart.sv:66]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/eda/processor-ci-controller/modules/uart.sv:125]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/eda/processor-ci-controller/modules/uart.sv:199]
INFO: [Synth 8-226] default block is never used [/eda/processor-ci-controller/modules/uart.sv:199]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [/eda/processor-ci-controller/rtl/fifo.sv:1]
Parameter DEPTH bound to: 8 - type: integer
Parameter WIDTH bound to: 8 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (0#1) [/eda/processor-ci-controller/rtl/fifo.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/eda/processor-ci-controller/modules/UART/rtl/uart_rx.v:9]
Parameter BIT_RATE bound to: 115200 - type: integer
Parameter CLK_HZ bound to: 50000000 - type: integer
Parameter PAYLOAD_BITS bound to: 8 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/eda/processor-ci-controller/modules/UART/rtl/uart_rx.v:9]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/eda/processor-ci-controller/modules/UART/rtl/uart_tx.v:10]
Parameter BIT_RATE bound to: 115200 - type: integer
Parameter CLK_HZ bound to: 50000000 - type: integer
Parameter PAYLOAD_BITS bound to: 8 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/eda/processor-ci-controller/modules/UART/rtl/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'UART' (0#1) [/eda/processor-ci-controller/modules/uart.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Memory' [/eda/processor-ci-controller/rtl/memory.sv:1]
Parameter MEMORY_FILE bound to: (null) - type: string
Parameter MEMORY_SIZE bound to: 8192 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [/eda/processor-ci-controller/rtl/memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Memory__parameterized0' [/eda/processor-ci-controller/rtl/memory.sv:1]
Parameter MEMORY_SIZE bound to: 4096 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'Memory__parameterized0' (0#1) [/eda/processor-ci-controller/rtl/memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [/eda/processor-ci-controller/rtl/controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tinyriscv' [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/tinyriscv.v:20]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/pc_reg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (0#1) [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/pc_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/ctrl.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (0#1) [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/ctrl.v:21]
INFO: [Synth 8-6157] synthesizing module 'regs' [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/regs.v:20]
INFO: [Synth 8-6155] done synthesizing module 'regs' (0#1) [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/regs.v:20]
INFO: [Synth 8-6157] synthesizing module 'csr_reg' [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/csr_reg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'csr_reg' (0#1) [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/csr_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'if_id' [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/if_id.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff' [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/utils/gen_dff.v:18]
Parameter DW bound to: 32 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff' (0#1) [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized0' [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/utils/gen_dff.v:18]
Parameter DW bound to: 8 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized0' (0#1) [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/if_id.v:20]
INFO: [Synth 8-6157] synthesizing module 'id' [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/id.v:21]
INFO: [Synth 8-226] default block is never used [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/id.v:87]
INFO: [Synth 8-226] default block is never used [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/id.v:106]
INFO: [Synth 8-226] default block is never used [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/id.v:123]
INFO: [Synth 8-6155] done synthesizing module 'id' (0#1) [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/id.v:21]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/id_ex.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized1' [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/utils/gen_dff.v:18]
Parameter DW bound to: 1 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized1' (0#1) [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized2' [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/utils/gen_dff.v:18]
Parameter DW bound to: 5 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized2' (0#1) [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (0#1) [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/id_ex.v:20]
INFO: [Synth 8-6157] synthesizing module 'ex' [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/ex.v:21]
INFO: [Synth 8-226] default block is never used [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/ex.v:256]
INFO: [Synth 8-226] default block is never used [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/ex.v:355]
INFO: [Synth 8-6155] done synthesizing module 'ex' (0#1) [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/ex.v:21]
INFO: [Synth 8-6157] synthesizing module 'div' [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/div.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/div.v:87]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/div.v:22]
INFO: [Synth 8-6157] synthesizing module 'clint' [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/clint.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clint' (0#1) [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/clint.v:22]
INFO: [Synth 8-6155] done synthesizing module 'tinyriscv' (0#1) [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/tinyriscv.v:20]
INFO: [Synth 8-6157] synthesizing module 'ResetBootSystem' [/eda/processor-ci-controller/rtl/reset.sv:1]
Parameter CYCLES bound to: 32'sb00000000000000000000000000010100
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/eda/processor-ci-controller/rtl/reset.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ResetBootSystem' (0#1) [/eda/processor-ci-controller/rtl/reset.sv:1]
WARNING: [Synth 8-7071] port 'start' of module 'ResetBootSystem' is unconnected for instance 'ResetBootSystem' [/eda/processor_ci/rtl/tinyriscv.sv:192]
WARNING: [Synth 8-7071] port 'rst_o' of module 'ResetBootSystem' is unconnected for instance 'ResetBootSystem' [/eda/processor_ci/rtl/tinyriscv.sv:192]
WARNING: [Synth 8-7023] instance 'ResetBootSystem' of module 'ResetBootSystem' has 4 connections declared, but only 2 given [/eda/processor_ci/rtl/tinyriscv.sv:192]
INFO: [Synth 8-6155] done synthesizing module 'processorci_top' (0#1) [/eda/processor_ci/rtl/tinyriscv.sv:5]
WARNING: [Synth 8-3848] Net intr_o in module/entity Controller does not have driver. [/eda/processor-ci-controller/rtl/controller.sv:25]
WARNING: [Synth 8-3848] Net raddr_o in module/entity clint does not have driver. [/var/jenkins_home/workspace/tinyriscv/tinyriscv/rtl/core/clint.v:56]
WARNING: [Synth 8-3848] Net miso in module/entity processorci_top does not have driver. [/eda/processor_ci/rtl/tinyriscv.sv:25]
WARNING: [Synth 8-7129] Port raddr_o[31] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[30] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[29] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[28] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[27] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[26] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[25] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[24] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[23] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[22] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[21] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[20] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[19] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[18] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[17] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[16] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[15] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[14] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[13] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[12] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[11] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[10] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[9] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[8] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[7] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[6] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[5] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[4] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[3] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[2] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[1] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_o[0] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port hold_flag_i[2] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port hold_flag_i[1] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port hold_flag_i[0] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[31] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[30] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[29] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[28] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[27] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[26] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[25] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[24] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[23] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[22] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[21] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[20] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[19] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[18] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[17] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[16] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[15] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[14] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[13] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[12] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[11] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[10] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[9] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[8] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[7] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[6] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[5] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[4] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[3] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[2] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[1] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[0] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_mstatus[3] in module clint is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[11] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[10] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[9] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[31] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[30] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[29] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[28] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[27] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[26] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[25] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[24] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[23] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[22] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[21] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[20] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[19] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[18] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[17] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[16] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[15] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[14] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[13] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[12] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[11] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[10] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[9] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[8] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[7] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[6] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[5] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_addr_i[4] in module ex is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2130.711 ; gain = 502.684 ; free physical = 5142 ; free virtual = 27629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2148.523 ; gain = 520.496 ; free physical = 5140 ; free virtual = 27627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2148.523 ; gain = 520.496 ; free physical = 5140 ; free virtual = 27627
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2148.523 ; gain = 0.000 ; free physical = 5140 ; free virtual = 27627
INFO: [Project 1-570] Preparing netlist for logic optimization
Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc]
WARNING: [Vivado 12-507] No nets matched 'sck_IBUF'. [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/processorci_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/processorci_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.273 ; gain = 0.000 ; free physical = 5121 ; free virtual = 27608
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2299.309 ; gain = 0.000 ; free physical = 5123 ; free virtual = 27610
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5112 ; free virtual = 27599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5118 ; free virtual = 27605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5118 ; free virtual = 27605
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'UART'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'UART'
INFO: [Synth 8-802] inferred FSM for state register 'tx_read_fifo_state_reg' in module 'UART'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
INFO: [Synth 8-802] inferred FSM for state register 'csr_state_reg' in module 'clint'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ResetBootSystem'
---------------------------------------------------------------------------------------------------
State | New Encoding | Previous Encoding
---------------------------------------------------------------------------------------------------
FSM_IDLE | 00 | 000
FSM_START | 11 | 001
FSM_RECV | 10 | 010
FSM_STOP | 01 | 011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
State | New Encoding | Previous Encoding
---------------------------------------------------------------------------------------------------
FSM_IDLE | 00 | 000
FSM_START | 11 | 001
FSM_SEND | 10 | 010
FSM_STOP | 01 | 011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
State | New Encoding | Previous Encoding
---------------------------------------------------------------------------------------------------
IDLE | 000 | 0000
READ | 001 | 0001
COPY_READ_BUFFER | 010 | 0100
WB | 011 | 0010
FINISH | 100 | 0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'UART'
---------------------------------------------------------------------------------------------------
State | New Encoding | Previous Encoding
---------------------------------------------------------------------------------------------------
IDLE | 000 | 0000
COPY_WRITE_BUFFER | 001 | 0100
WRITE | 010 | 0101
WB | 011 | 0010
FINISH | 100 | 0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'UART'
---------------------------------------------------------------------------------------------------
State | New Encoding | Previous Encoding
---------------------------------------------------------------------------------------------------
TX_FIFO_IDLE | 0001 | 00
TX_FIFO_READ_FIFO | 0010 | 01
TX_FIFO_WRITE_TX | 0100 | 10
TX_FIFO_WAIT | 1000 | 11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_read_fifo_state_reg' using encoding 'one-hot' in module 'UART'
---------------------------------------------------------------------------------------------------
State | New Encoding | Previous Encoding
---------------------------------------------------------------------------------------------------
*
STATE_IDLE | 0001 | 0001
STATE_START | 0010 | 0010
STATE_CALC | 0100 | 0100
STATE_END | 1000 | 1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'div'
---------------------------------------------------------------------------------------------------
State | New Encoding | Previous Encoding
---------------------------------------------------------------------------------------------------
*
S_CSR_IDLE | 00001 | 00001
S_CSR_MEPC | 00100 | 00100
S_CSR_MSTATUS | 00010 | 00010
S_CSR_MCAUSE | 10000 | 10000
S_CSR_MSTATUS_MRET | 01000 | 01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'csr_state_reg' in module 'clint'
---------------------------------------------------------------------------------------------------
State | New Encoding | Previous Encoding
---------------------------------------------------------------------------------------------------
INIT | 001 | 00
RESET_COUNTER | 010 | 01
IDLE | 100 | 10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ResetBootSystem'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5113 ; free virtual = 27601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics
---------------------------------------------------------------------------------
Detailed RTL Component Info :
+---Adders :
2 Input 64 Bit Adders := 3
2 Input 32 Bit Adders := 14
3 Input 32 Bit Adders := 2
2 Input 24 Bit Adders := 2
2 Input 10 Bit Adders := 2
2 Input 8 Bit Adders := 1
2 Input 5 Bit Adders := 1
2 Input 4 Bit Adders := 4
2 Input 3 Bit Adders := 6
2 Input 2 Bit Adders := 2
+---XORs :
2 Input 32 Bit XORs := 1
2 Input 1 Bit XORs := 1
+---Registers :
64 Bit Registers := 2
32 Bit Registers := 42
24 Bit Registers := 4
10 Bit Registers := 2
8 Bit Registers := 12
6 Bit Registers := 1
5 Bit Registers := 2
4 Bit Registers := 2
3 Bit Registers := 3
1 Bit Registers := 32
+---RAMs :
64K Bit (2048 X 32 bit) RAMs := 1
32K Bit (1024 X 32 bit) RAMs := 1
64 Bit (8 X 8 bit) RAMs := 2
+---Muxes :
4 Input 64 Bit Muxes := 1
2 Input 64 Bit Muxes := 1
48 Input 64 Bit Muxes := 2
5 Input 32 Bit Muxes := 10
2 Input 32 Bit Muxes := 88
9 Input 32 Bit Muxes := 2
8 Input 32 Bit Muxes := 2
13 Input 32 Bit Muxes := 1
6 Input 32 Bit Muxes := 3
4 Input 32 Bit Muxes := 8
11 Input 32 Bit Muxes := 5
7 Input 32 Bit Muxes := 1
3 Input 32 Bit Muxes := 1
2 Input 31 Bit Muxes := 1
48 Input 24 Bit Muxes := 1
2 Input 16 Bit Muxes := 1
13 Input 12 Bit Muxes := 1
5 Input 10 Bit Muxes := 1
48 Input 8 Bit Muxes := 2
2 Input 8 Bit Muxes := 5
4 Input 8 Bit Muxes := 1
24 Input 7 Bit Muxes := 1
2 Input 7 Bit Muxes := 2
3 Input 6 Bit Muxes := 1
2 Input 5 Bit Muxes := 22
3 Input 5 Bit Muxes := 2
13 Input 5 Bit Muxes := 1
6 Input 5 Bit Muxes := 1
2 Input 4 Bit Muxes := 7
9 Input 4 Bit Muxes := 2
5 Input 4 Bit Muxes := 1
4 Input 4 Bit Muxes := 1
3 Input 4 Bit Muxes := 2
5 Input 3 Bit Muxes := 4
2 Input 3 Bit Muxes := 10
13 Input 3 Bit Muxes := 3
11 Input 3 Bit Muxes := 1
3 Input 3 Bit Muxes := 1
2 Input 2 Bit Muxes := 16
48 Input 2 Bit Muxes := 1
4 Input 2 Bit Muxes := 4
3 Input 2 Bit Muxes := 1
2 Input 1 Bit Muxes := 76
48 Input 1 Bit Muxes := 22
3 Input 1 Bit Muxes := 8
4 Input 1 Bit Muxes := 5
5 Input 1 Bit Muxes := 25
7 Input 1 Bit Muxes := 6
8 Input 1 Bit Muxes := 6
13 Input 1 Bit Muxes := 2
11 Input 1 Bit Muxes := 3
6 Input 1 Bit Muxes := 3
---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_temp, operation Mode is: A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: Generating DSP mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: Generating DSP mul_temp, operation Mode is: A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: Generating DSP mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
DSP Report: operator mul_temp is absorbed into DSP mul_temp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5067 ; free virtual = 27565
---------------------------------------------------------------------------------
Sort Area is mul_temp_0 : 0 0 : 2701 5044 : Used 1 time 0
Sort Area is mul_temp_0 : 0 1 : 2343 5044 : Used 1 time 0
Sort Area is mul_temp_3 : 0 0 : 2339 4365 : Used 1 time 0
Sort Area is mul_temp_3 : 0 1 : 2026 4365 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
ROM: Preliminary Mapping Report
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As |
+------------+---------------------+---------------+----------------+
|Interpreter | memory_mux_selector | 256x1 | LUT |
|Interpreter | memory_mux_selector | 256x1 | LUT |
+------------+---------------------+---------------+----------------+
Distributed RAM: Preliminary Mapping Report (see note below)
+-------------+-----------------------------+-----------+----------------------+------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives |
+-------------+-----------------------------+-----------+----------------------+------------------+
|u_Controller | Uart/tx_fifo/memory_reg | Implied | 8 x 8 | RAM32M x 2 |
|u_Controller | Uart/rx_fifo/memory_reg | Implied | 8 x 8 | RAM32M x 2 |
|u_Controller | Core_Memory/memory_reg | Implied | 2 K x 32 | RAM256X1S x 256 |
|u_Controller | Core_Data_Memory/memory_reg | Implied | 1 K x 32 | RAM256X1S x 128 |
|u_tinyriscv | u_regs/regs_reg | Implied | 32 x 32 | RAM32M x 18 |
+-------------+-----------------------------+-----------+----------------------+------------------+
Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG |
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex | A*B | 18 | 16 | - | - | 48 | 0 | 0 | - | - | - | 0 | 0 |
|ex | (PCIN>>17)+A*B | 16 | 16 | - | - | 30 | 0 | 0 | - | - | - | 0 | 0 |
|ex | A*B | 18 | 18 | - | - | 48 | 0 | 0 | - | - | - | 0 | 0 |
|ex | (PCIN>>17)+A*B | 18 | 16 | - | - | 47 | 0 | 0 | - | - | - | 0 | 0 |
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5066 ; free virtual = 27564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5064 ; free virtual = 27562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
Distributed RAM: Final Mapping Report
+-------------+-----------------------------+-----------+----------------------+------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives |
+-------------+-----------------------------+-----------+----------------------+------------------+
|u_Controller | Uart/tx_fifo/memory_reg | Implied | 8 x 8 | RAM32M x 2 |
|u_Controller | Uart/rx_fifo/memory_reg | Implied | 8 x 8 | RAM32M x 2 |
|u_Controller | Core_Memory/memory_reg | Implied | 2 K x 32 | RAM256X1S x 256 |
|u_Controller | Core_Data_Memory/memory_reg | Implied | 1 K x 32 | RAM256X1S x 128 |
|u_tinyriscv | u_regs/regs_reg | Implied | 32 x 32 | RAM32M x 18 |
+-------------+-----------------------------+-----------+----------------------+------------------+
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5032 ; free virtual = 27531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5033 ; free virtual = 27532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5033 ; free virtual = 27532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5033 ; free virtual = 27532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5033 ; free virtual = 27532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5033 ; free virtual = 27532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5033 ; free virtual = 27532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------
DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG |
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex | A*B | 17 | 15 | - | - | 48 | 0 | 0 | - | - | - | 0 | 0 |
|ex | PCIN>>17+A*B | 15 | 15 | - | - | 30 | 0 | 0 | - | - | - | 0 | 0 |
|ex | A*B | 17 | 17 | - | - | 48 | 0 | 0 | - | - | - | 0 | 0 |
|ex | PCIN>>17+A*B | 17 | 15 | - | - | 47 | 0 | 0 | - | - | - | 0 | 0 |
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
Report BlackBoxes:
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+
Report Cell Usage:
+------+----------+------+
| |Cell |Count |
+------+----------+------+
|1 |BUFG | 3|
|2 |CARRY4 | 223|
|3 |DSP48E1 | 4|
|4 |LUT1 | 292|
|5 |LUT2 | 661|
|6 |LUT3 | 573|
|7 |LUT4 | 624|
|8 |LUT5 | 433|
|9 |LUT6 | 1549|
|10 |MUXF7 | 41|
|11 |RAM256X1S | 384|
|12 |RAM32M | 17|
|13 |RAM32X1D | 10|
|14 |FDCE | 32|
|15 |FDRE | 1579|
|16 |FDSE | 14|
|17 |IBUF | 2|
|18 |OBUF | 1|
|19 |OBUFT | 2|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5033 ; free virtual = 27532
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 239 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2299.309 ; gain = 520.496 ; free physical = 5033 ; free virtual = 27532
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2299.309 ; gain = 671.281 ; free physical = 5033 ; free virtual = 27532
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2299.309 ; gain = 0.000 ; free physical = 5312 ; free virtual = 27810
INFO: [Netlist 29-17] Analyzing 679 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc]
WARNING: [Vivado 12-507] No nets matched 'sck_IBUF'. [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/eda/processor_ci/constraints/digilent_arty_a7_100t.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.305 ; gain = 0.000 ; free physical = 5310 ; free virtual = 27808
INFO: [Project 1-111] Unisim Transformation Summary:
A total of 411 instances were transformed.
RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 384 instances
RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 17 instances
RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances
Synth Design complete | Checksum: a95fcffe
INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 113 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:58 . Memory (MB): peak = 2371.340 ; gain = 1051.352 ; free physical = 5310 ; free virtual = 27808
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2090.315; main = 1801.375; forked = 428.718
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3257.594; main = 2371.309; forked = 982.332
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design
Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2435.336 ; gain = 63.996 ; free physical = 5310 ; free virtual = 27808
Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18b608ddc
Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2489.156 ; gain = 53.820 ; free physical = 5281 ; free virtual = 27780
Starting Logic Optimization Task
Phase 1 Initialization
Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 18b608ddc
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.094 ; gain = 0.000 ; free physical = 5009 ; free virtual = 27507
Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18b608ddc
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2736.094 ; gain = 0.000 ; free physical = 5009 ; free virtual = 27507
Phase 1 Initialization | Checksum: 18b608ddc
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2736.094 ; gain = 0.000 ; free physical = 5009 ; free virtual = 27507
Phase 2 Timer Update And Timing Data Collection
Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18b608ddc
Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2736.094 ; gain = 0.000 ; free physical = 5008 ; free virtual = 27507
Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18b608ddc
Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2736.094 ; gain = 0.000 ; free physical = 5008 ; free virtual = 27507
Phase 2 Timer Update And Timing Data Collection | Checksum: 18b608ddc
Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2736.094 ; gain = 0.000 ; free physical = 5008 ; free virtual = 27507
Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18b608ddc
Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2736.094 ; gain = 0.000 ; free physical = 5008 ; free virtual = 27507
Retarget | Checksum: 18b608ddc
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 11d8356e6
Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2736.094 ; gain = 0.000 ; free physical = 5008 ; free virtual = 27507
Constant propagation | Checksum: 11d8356e6
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
Phase 5 Sweep
Phase 5 Sweep | Checksum: 197e5ab32
Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2736.094 ; gain = 0.000 ; free physical = 5008 ; free virtual = 27507
Sweep | Checksum: 197e5ab32
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 197e5ab32
Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2768.109 ; gain = 32.016 ; free physical = 5008 ; free virtual = 27507
BUFG optimization | Checksum: 197e5ab32
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 197e5ab32
Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2768.109 ; gain = 32.016 ; free physical = 5008 ; free virtual = 27507
Shift Register Optimization | Checksum: 197e5ab32
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 197e5ab32
Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2768.109 ; gain = 32.016 ; free physical = 5008 ; free virtual = 27507
Post Processing Netlist | Checksum: 197e5ab32
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Phase 9 Finalization
Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2035ad941
Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2768.109 ; gain = 32.016 ; free physical = 5008 ; free virtual = 27507
Phase 9.2 Verifying Netlist Connectivity
Starting Connectivity Check Task
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2768.109 ; gain = 0.000 ; free physical = 5008 ; free virtual = 27507
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2035ad941
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2768.109 ; gain = 32.016 ; free physical = 5008 ; free virtual = 27507
Phase 9 Finalization | Checksum: 2035ad941
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2768.109 ; gain = 32.016 ; free physical = 5008 ; free virtual = 27507
Opt_design Change Summary
=========================
-------------------------------------------------------------------------------------------------------------------------
| Phase | #Cells created | #Cells Removed | #Constrained objects preventing optimizations |
-------------------------------------------------------------------------------------------------------------------------
| Retarget | 0 | 0 | 0 |
| Constant propagation | 0 | 0 | 0 |
| Sweep | 0 | 1 | 0 |
| BUFG optimization | 0 | 0 | 0 |
| Shift Register Optimization | 0 | 0 | 0 |
| Post Processing Netlist | 0 | 0 | 0 |
-------------------------------------------------------------------------------------------------------------------------
Ending Logic Optimization Task | Checksum: 2035ad941
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2768.109 ; gain = 32.016 ; free physical = 5008 ; free virtual = 27507
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.109 ; gain = 0.000 ; free physical = 5008 ; free virtual = 27507
Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2035ad941
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2768.109 ; gain = 0.000 ; free physical = 5008 ; free virtual = 27507
Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2035ad941
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.109 ; gain = 0.000 ; free physical = 5008 ; free virtual = 27507
Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.109 ; gain = 0.000 ; free physical = 5008 ; free virtual = 27507
Ending Netlist Obfuscation Task | Checksum: 2035ad941
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.109 ; gain = 0.000 ; free physical = 5008 ; free virtual = 27507
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2768.109 ; gain = 396.770 ; free physical = 5008 ; free virtual = 27507
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
Starting Placer Task
Phase 1 Placer Initialization
Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.125 ; gain = 0.000 ; free physical = 5006 ; free virtual = 27504
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16e5dbc04
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2800.125 ; gain = 0.000 ; free physical = 5006 ; free virtual = 27504
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.125 ; gain = 0.000 ; free physical = 5006 ; free virtual = 27504
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ca7019f
Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2800.125 ; gain = 0.000 ; free physical = 5009 ; free virtual = 27508
Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 936565ae
Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 5011 ; free virtual = 27510
Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 936565ae
Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 5011 ; free virtual = 27510
Phase 1 Placer Initialization | Checksum: 936565ae
Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 5011 ; free virtual = 27510
Phase 2 Global Placement
Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fed191d7
Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 5008 ; free virtual = 27507
Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 67a06ed8
Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 5011 ; free virtual = 27509
Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 67a06ed8
Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 5010 ; free virtual = 27509
Phase 2.4 Global Placement Core
Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 163522461
Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 5000 ; free virtual = 27499
Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 236 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 107 nets or LUTs. Breaked 0 LUT, combined 107 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found. DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found. Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found. Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found. BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found. URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2807.152 ; gain = 0.000 ; free physical = 4997 ; free virtual = 27496
Summary of Physical Synthesis Optimizations
============================================
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Optimization | Added Cells | Removed Cells | Optimized Cells/Nets | Dont Touch | Iterations | Elapsed |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| LUT Combining | 0 | 107 | 107 | 0 | 1 | 00:00:00 |
| Retime | 0 | 0 | 0 | 0 | 1 | 00:00:00 |
| Very High Fanout | 0 | 0 | 0 | 0 | 1 | 00:00:00 |
| DSP Register | 0 | 0 | 0 | 0 | 0 | 00:00:00 |
| Shift Register to Pipeline | 0 | 0 | 0 | 0 | 0 | 00:00:00 |
| Shift Register | 0 | 0 | 0 | 0 | 0 | 00:00:00 |
| BRAM Register | 0 | 0 | 0 | 0 | 0 | 00:00:00 |
| URAM Register | 0 | 0 | 0 | 0 | 0 | 00:00:00 |
| Dynamic/Static Region Interface Net Replication | 0 | 0 | 0 | 0 | 1 | 00:00:00 |
| Total | 0 | 107 | 107 | 0 | 4 | 00:00:01 |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2393524ea
Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4998 ; free virtual = 27496
Phase 2.4 Global Placement Core | Checksum: 20863c984
Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4998 ; free virtual = 27496
Phase 2 Global Placement | Checksum: 20863c984
Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4998 ; free virtual = 27496
Phase 3 Detail Placement
Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1db83acf1
Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4997 ; free virtual = 27496
Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b1bc0f27
Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4997 ; free virtual = 27496
Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1517b0a95
Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4997 ; free virtual = 27496
Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d1dabf7b
Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4997 ; free virtual = 27496
Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 200392d19
Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4996 ; free virtual = 27495
Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20c8dc363
Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4998 ; free virtual = 27496
Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18cee707d
Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4998 ; free virtual = 27496
Phase 3 Detail Placement | Checksum: 18cee707d
Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4998 ; free virtual = 27496
Phase 4 Post Placement Optimization and Clean-Up
Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17bdf0a06
Phase 4.1.1.1 BUFG Insertion
Starting Physical Synthesis Task
Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.875 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17575482a
Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2807.152 ; gain = 0.000 ; free physical = 4998 ; free virtual = 27496
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 17575482a
Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2807.152 ; gain = 0.000 ; free physical = 4996 ; free virtual = 27494
Phase 4.1.1.1 BUFG Insertion | Checksum: 17bdf0a06
Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4994 ; free virtual = 27493
Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.875. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b330a089
Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4999 ; free virtual = 27498
Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4999 ; free virtual = 27498
Phase 4.1 Post Commit Optimization | Checksum: 1b330a089
Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4997 ; free virtual = 27496
Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b330a089
Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4990 ; free virtual = 27489
Phase 4.3 Placer Reporting
Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion
____________________________________________________
| | Global Congestion | Short Congestion |
| Direction | Region Size | Region Size |
|___________|___________________|___________________|
| North| 1x1| 1x1|
|___________|___________________|___________________|
| South| 1x1| 2x2|
|___________|___________________|___________________|
| East| 1x1| 1x1|
|___________|___________________|___________________|
| West| 1x1| 1x1|
|___________|___________________|___________________|
Phase 4.3.1 Print Estimated Congestion | Checksum: 1b330a089
Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4997 ; free virtual = 27496
Phase 4.3 Placer Reporting | Checksum: 1b330a089
Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4999 ; free virtual = 27497
Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.152 ; gain = 0.000 ; free physical = 4999 ; free virtual = 27497
Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4999 ; free virtual = 27497
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1613ff7d6
Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4998 ; free virtual = 27497
Ending Placer Task | Checksum: 8e87823a
Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2807.152 ; gain = 7.027 ; free physical = 4997 ; free virtual = 27496
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2807.152 ; gain = 39.043 ; free physical = 4997 ; free virtual = 27496
# report_utilization -hierarchical -file digilent_arty_a7_utilization_hierarchical_place.rpt
# report_utilization -file digilent_arty_a7_utilization_place.rpt
# report_io -file digilent_arty_a7_io.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2807.152 ; gain = 0.000 ; free physical = 4997 ; free virtual = 27496
# report_control_sets -verbose -file digilent_arty_a7_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2807.152 ; gain = 0.000 ; free physical = 4997 ; free virtual = 27496
# report_clock_utilization -file digilent_arty_a7_clock_utilization.rpt
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Phase 1 Build RT Design
Checksum: PlaceDB: 51ae9ef6 ConstDB: 0 ShapeSum: 3cd8e344 RouteDB: 0
Post Restoration Checksum: NetGraph: c71dfbb7 | NumContArr: f88d2197 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 344fd1288
Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4997 ; free virtual = 27497
Phase 2 Router Initialization
Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 344fd1288
Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4997 ; free virtual = 27497
Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 344fd1288
Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4997 ; free virtual = 27497
Number of Nodes with overlaps = 0
Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 234f46fba
Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4986 ; free virtual = 27485
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.797 | TNS=0.000 | WHS=0.008 | THS=0.000 |
Router Utilization Summary
Global Vertical Routing Utilization = 0.00887844 %
Global Horizontal Routing Utilization = 0.0054703 %
Routable Net Status*
*Does not include unroutable nets such as driverless and loadless.
Run report_route_status for detailed report.
Number of Failed Nets = 5529
(Failed Nets is the sum of unrouted and partially routed nets)
Number of Unrouted Nets = 5492
Number of Partially Routed Nets = 37
Number of Node Overlaps = 22
Phase 2 Router Initialization | Checksum: 2c418cd0d
Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4992 ; free virtual = 27492
Phase 3 Initial Routing
Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2c418cd0d
Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4992 ; free virtual = 27492
Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 235b694fb
Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4992 ; free virtual = 27492
Phase 3 Initial Routing | Checksum: 235b694fb
Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4992 ; free virtual = 27492
Phase 4 Rip-up And Reroute
Phase 4.1 Global Iteration 0
Number of Nodes with overlaps = 403
Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.529 | TNS=0.000 | WHS=N/A | THS=N/A |
Phase 4.1 Global Iteration 0 | Checksum: 329d21944
Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4991 ; free virtual = 27490
Phase 4 Rip-up And Reroute | Checksum: 329d21944
Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4991 ; free virtual = 27490
Phase 5 Delay and Skew Optimization
Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 329d21944
Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4990 ; free virtual = 27489
Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 329d21944
Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4990 ; free virtual = 27489
Phase 5 Delay and Skew Optimization | Checksum: 329d21944
Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4993 ; free virtual = 27493
Phase 6 Post Hold Fix
Phase 6.1 Hold Fix Iter
Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2d9c4cb50
Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4993 ; free virtual = 27493
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.625 | TNS=0.000 | WHS=0.375 | THS=0.000 |
Phase 6.1 Hold Fix Iter | Checksum: 2d9c4cb50
Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4993 ; free virtual = 27493
Phase 6 Post Hold Fix | Checksum: 2d9c4cb50
Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4993 ; free virtual = 27493
Phase 7 Route finalize
Router Utilization Summary
Global Vertical Routing Utilization = 1.20964 %
Global Horizontal Routing Utilization = 1.52238 %
Routable Net Status*
*Does not include unroutable nets such as driverless and loadless.
Run report_route_status for detailed report.
Number of Failed Nets = 0
(Failed Nets is the sum of unrouted and partially routed nets)
Number of Unrouted Nets = 0
Number of Partially Routed Nets = 0
Number of Node Overlaps = 0
Phase 7 Route finalize | Checksum: 2d9c4cb50
Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4993 ; free virtual = 27493
Phase 8 Verifying routed nets
Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2d9c4cb50
Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4993 ; free virtual = 27492
Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2e12ccbcf
Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4992 ; free virtual = 27492
Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.625 | TNS=0.000 | WHS=0.375 | THS=0.000 |
INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2e12ccbcf
Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4992 ; free virtual = 27492
INFO: [Route 35-16] Router Completed Successfully
Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: bc572ffa
Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4992 ; free virtual = 27492
Ending Routing Task | Checksum: bc572ffa
Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4992 ; free virtual = 27492
Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 2863.180 ; gain = 0.000 ; free physical = 4986 ; free virtual = 27486
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------
Enable Multi Corner Analysis : Yes
Enable Pessimism Removal : Yes
Pessimism Removal Resolution : Nearest Common Node
Enable Input Delay Default Clock : No
Enable Preset / Clear Arcs : No
Disable Flight Delays : No
Ignore I/O Paths : No
Timing Early Launch at Borrowing Latches : No
Borrow Time for Max Delay Exceptions : Yes
Merge Timing Exceptions : Yes
Inter-SLR Compensation : Conservative
Corner Analyze Analyze
Name Max Paths Min Paths
------ --------- ---------
Slow Yes Yes
Fast Yes Yes
------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------
No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.
check_timing report
Table of Contents
-----------------
1. checking no_clock (38356)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20412)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)
1. checking no_clock (38356)
----------------------------
There are 3316 register/latch pins with no clock driven by root clock pin: clk_o_reg/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[0]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[10]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[11]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[12]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[13]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[14]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[15]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[16]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[17]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[18]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[19]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[1]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[20]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[21]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[22]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[23]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[24]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[25]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[26]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[27]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[28]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[29]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[2]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[30]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[31]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[3]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[4]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[5]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[6]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[7]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[8]/Q (HIGH)
There are 1095 register/latch pins with no clock driven by root clock pin: u_Controller/ClkDivider/pulse_counter_reg[9]/Q (HIGH)
2. checking constant_clock (0)
------------------------------
There are 0 register/latch pins with constant_clock.
3. checking pulse_width_clock (0)
---------------------------------
There are 0 register/latch pins which need pulse_width check
4. checking unconstrained_internal_endpoints (20412)
----------------------------------------------------
There are 20412 pins that are not constrained for maximum delay. (HIGH)
There are 0 pins that are not constrained for maximum delay due to constant clock.
5. checking no_input_delay (1)
------------------------------
There is 1 input port with no input delay specified. (HIGH)
There are 0 input ports with no input delay but user has a false path constraint.
6. checking no_output_delay (1)
-------------------------------
There is 1 port with no output delay specified. (HIGH)
There are 0 ports with no output delay but user has a false path constraint
There are 0 ports with no output delay but with a timing clock defined on it or propagating through it
7. checking multiple_clock (0)
------------------------------
There are 0 register/latch pins with multiple clocks.
8. checking generated_clocks (0)
--------------------------------
There are 0 generated clocks that are not connected to a clock source.
9. checking loops (0)
---------------------
There are 0 combinational loops in the design.
10. checking partial_input_delay (0)
------------------------------------
There are 0 input ports with partial input delay specified.
11. checking partial_output_delay (0)
-------------------------------------
There are 0 ports with partial output delay specified.
12. checking latch_loops (0)
----------------------------
There are 0 combinational latch loops in the design through latch input
------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------
WNS(ns) TNS(ns) TNS Failing Endpoints TNS Total Endpoints WHS(ns) THS(ns) THS Failing Endpoints THS Total Endpoints WPWS(ns) TPWS(ns) TPWS Failing Endpoints TPWS Total Endpoints
------- ------- --------------------- ------------------- ------- ------- --------------------- ------------------- -------- -------- ---------------------- --------------------
8.649 0.000 0 1 0.391 0.000 0 1 4.500 0.000 0 2
All user specified timing constraints are met.
------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------
Clock Waveform(ns) Period(ns) Frequency(MHz)
----- ------------ ---------- --------------
sck {0.000 50.000} 100.000 10.000
sys_clk_pin {0.000 5.000} 10.000 100.000
------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------
Clock WNS(ns) TNS(ns) TNS Failing Endpoints TNS Total Endpoints WHS(ns) THS(ns) THS Failing Endpoints THS Total Endpoints WPWS(ns) TPWS(ns) TPWS Failing Endpoints TPWS Total Endpoints
----- ------- ------- --------------------- ------------------- ------- ------- --------------------- ------------------- -------- -------- ---------------------- --------------------
sys_clk_pin 8.649 0.000 0 1 0.391 0.000 0 1 4.500 0.000 0 2
------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------
From Clock To Clock WNS(ns) TNS(ns) TNS Failing Endpoints TNS Total Endpoints WHS(ns) THS(ns) THS Failing Endpoints THS Total Endpoints
---------- -------- ------- ------- --------------------- ------------------- ------- ------- --------------------- -------------------
------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------
Path Group From Clock To Clock WNS(ns) TNS(ns) TNS Failing Endpoints TNS Total Endpoints WHS(ns) THS(ns) THS Failing Endpoints THS Total Endpoints
---------- ---------- -------- ------- ------- --------------------- ------------------- ------- ------- --------------------- -------------------
# report_route_status -file digilent_arty_a7_route_status.rpt
# report_drc -file digilent_arty_a7_drc.rpt
Command: report_drc -file digilent_arty_a7_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/vivado/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /var/jenkins_home/workspace/tinyriscv/tinyriscv/digilent_arty_a7_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file digilent_arty_a7_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file digilent_arty_a7_power.rpt
Command: report_power -file digilent_arty_a7_power.rpt
Running Vector-less Activity Propagation...
Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force "digilent_arty_a7_100t.bit"
Command: write_bitstream -force digilent_arty_a7_100t.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design. Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0. It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
set_property CFGBVS value1 [current_design]
#where value1 is either VCCO or GND
set_property CONFIG_VOLTAGE value2 [current_design]
#where value2 is the voltage provided to configuration bank 0
Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_tinyriscv/u_ex/mul_temp input u_tinyriscv/u_ex/mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_tinyriscv/u_ex/mul_temp input u_tinyriscv/u_ex/mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_tinyriscv/u_ex/mul_temp__0 input u_tinyriscv/u_ex/mul_temp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_tinyriscv/u_ex/mul_temp__0 input u_tinyriscv/u_ex/mul_temp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_tinyriscv/u_ex/mul_temp__1 input u_tinyriscv/u_ex/mul_temp__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_tinyriscv/u_ex/mul_temp__1 input u_tinyriscv/u_ex/mul_temp__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_tinyriscv/u_ex/mul_temp__2 input u_tinyriscv/u_ex/mul_temp__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_tinyriscv/u_ex/mul_temp__2 input u_tinyriscv/u_ex/mul_temp__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_tinyriscv/u_ex/mul_temp output u_tinyriscv/u_ex/mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function. If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function. If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_tinyriscv/u_ex/mul_temp__0 output u_tinyriscv/u_ex/mul_temp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function. If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function. If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_tinyriscv/u_ex/mul_temp__1 output u_tinyriscv/u_ex/mul_temp__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function. If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function. If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_tinyriscv/u_ex/mul_temp__2 output u_tinyriscv/u_ex/mul_temp__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function. If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function. If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_tinyriscv/u_ex/mul_temp multiplier stage u_tinyriscv/u_ex/mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function. If this multiplier was inferred, it is suggested to describe an additional register stage after this function. If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used. If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_tinyriscv/u_ex/mul_temp__0 multiplier stage u_tinyriscv/u_ex/mul_temp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function. If this multiplier was inferred, it is suggested to describe an additional register stage after this function. If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used. If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_tinyriscv/u_ex/mul_temp__1 multiplier stage u_tinyriscv/u_ex/mul_temp__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function. If this multiplier was inferred, it is suggested to describe an additional register stage after this function. If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used. If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_tinyriscv/u_ex/mul_temp__2 multiplier stage u_tinyriscv/u_ex/mul_temp__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function. If this multiplier was inferred, it is suggested to describe an additional register stage after this function. If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used. If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./digilent_arty_a7_100t.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3141.332 ; gain = 247.973 ; free physical = 4632 ; free virtual = 27136
# exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 26 22:43:39 2025...
[Pipeline] }
[Pipeline] // dir
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Flash digilent_arty_a7_100t)
[Pipeline] dir
Running in /var/jenkins_home/workspace/tinyriscv/tinyriscv
[Pipeline] {
[Pipeline] echo
Flashing FPGA digilent_arty_a7_100t.
[Pipeline] sh
+ python3 /eda/processor_ci/main.py -c /eda/processor_ci/config -p tinyriscv -b digilent_arty_a7_100t -l
Makefile executed successfully.
Makefile output:
Flashing the FPGA...
/eda/oss-cad-suite/bin/openFPGALoader -b arty_a7_100t digilent_arty_a7_100t.bit
empty
Jtag frequency : requested 10.00MHz -> real 10.00MHz
Open file DONE
Parse file DONE
load program
Load SRAM: [================ ] 31.00%
Load SRAM: [================================ ] 63.00%
Load SRAM: [================================================ ] 95.00%
Load SRAM: [===================================================] 100.00%
Done
Shift IR 35
ir: 1 isc_done 1 isc_ena 0 init 1 done 1
[Pipeline] }
[Pipeline] // dir
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Test digilent_arty_a7_100t)
[Pipeline] echo
Testing FPGA digilent_arty_a7_100t.
[Pipeline] sh
+ echo Test for FPGA in /dev/ttyUSB1
Test for FPGA in /dev/ttyUSB1
[Pipeline] sh
+ python3 /eda/processor_ci_tests/main.py -b 115200 -s 2 -c /eda/processor_ci_tests/config.json --p /dev/ttyUSB1 -m rv32im -k 0x41525459 -ctm
32
Connected to FPGA with ID: b'ARTY'
Checking for sync keyword...
Sync keyword matched.
Testsuite configurated.
Running tests: RV32I in /eda/processor_ci_tests/tests/RV32I
Running basic tests in /eda/processor_ci_tests/tests/RV32I/basic, with breakpoint 60
Running test: 000-addi.hex
Running test: 001-sw.hex
Running test: 002-slti.hex
Running test: 003-sltiu.hex
Running test: 004-xori.hex
Running test: 005-ori.hex
Running test: 006-andi.hex
Running test: 007-slli.hex
Running test: 008-srli.hex
Running test: 009-srai.hex
Running test: 010-lui.hex
Running test: 011-auipc.hex
Running test: 012-jal.hex
Running test: 013-jalr.hex
Running test: 014-beq.hex
Running test: 015-bne.hex
Running test: 016-blt.hex
Running test: 017-bge.hex
Running test: 018-bltu.hex
Running test: 019-bgeu.hex
Running test: 020-lb.hex
Running test: 021-lh.hex
Running test: 022-lw.hex
Running test: 023-lbu.hex
Running test: 024-lhu.hex
Running test: 025-sb.hex
Running test: 026-sh.hex
Running test: 027-add.hex
Running test: 028-sub.hex
Running test: 029-sll.hex
Running test: 030-slt.hex
Running test: 031-sltu.hex
Running test: 032-xor.hex
Running test: 033-srl.hex
Running test: 034-sra.hex
Running test: 035-or.hex
Running test: 036-and.hex
Running test: 037-fence.hex
Running test: 038-ecall.hex
Running test: 039-ebreak.hex
Running test: 040-timeout.hex
Running test: 041-forwarding.hex
Running test: 042-forwarding-lw.hex
Running tests: RV32M in /eda/processor_ci_tests/tests/RV32M
Running basic tests in /eda/processor_ci_tests/tests/RV32M/basic, with breakpoint 60
Running test: 000-mul.hex
Running test: 001-mulh.hex
Running test: 002-mulhsu.hex
Running test: 003-mulhu.hex
Running test: 004-div.hex
Running test: 005-divu.hex
Running test: 006-rem.hex
Running test: 007-remu.hex
JUnit XML report generated: test_results_1745721840.0947452.xml
All tests finished.
[Pipeline] }
[Pipeline] // stage
[Pipeline] }
Lock released on resource [Resource: digilent_arty_a7_100t]
[Pipeline] // lock
[Pipeline] }
[Pipeline] // stage
[Pipeline] }
[Pipeline] // parallel
[Pipeline] }
[Pipeline] // stage
[Pipeline] stage
[Pipeline] { (Declarative: Post Actions)
[Pipeline] junit
Recording test results
[Checks API] No suitable checks publisher found.
[Pipeline] }
[Pipeline] // stage
[Pipeline] }
[Pipeline] // node
[Pipeline] End of Pipeline
Finished: UNSTABLE