Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tools
.gitignoreApr 28, 2025, 2:41:04 AM30 B
build_digilent_arty_a7_100t.tclApr 28, 2025, 2:41:11 AM3.21 KiB
clockInfo.txtApr 28, 2025, 2:42:30 AM375 B
digilent_arty_a7_100t.bitApr 28, 2025, 2:43:38 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 28, 2025, 2:42:40 AM19.71 KiB
digilent_arty_a7_control_sets.rptApr 28, 2025, 2:42:39 AM18.13 KiB
digilent_arty_a7_drc.rptApr 28, 2025, 2:43:17 AM9.28 KiB
digilent_arty_a7_io.rptApr 28, 2025, 2:42:39 AM96.82 KiB
digilent_arty_a7_power.rptApr 28, 2025, 2:43:19 AM8.70 KiB
digilent_arty_a7_route_status.rptApr 28, 2025, 2:43:16 AM651 B
digilent_arty_a7_timing.rptApr 28, 2025, 2:43:17 AM22.59 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 28, 2025, 2:42:39 AM6.80 KiB
digilent_arty_a7_utilization_place.rptApr 28, 2025, 2:42:39 AM10.74 KiB
LICENSEApr 28, 2025, 2:41:04 AM11.09 KiB
processor_ci_defines.vhApr 28, 2025, 2:41:11 AM300 B
README.mdApr 28, 2025, 2:41:04 AM9.81 KiB
simulation.outApr 28, 2025, 2:41:06 AM200.45 KiB