Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tools
.gitignoreMay 5, 2025, 2:41:04 AM30 B
build_digilent_arty_a7_100t.tclMay 5, 2025, 2:41:10 AM3.21 KiB
clockInfo.txtMay 5, 2025, 2:42:30 AM375 B
digilent_arty_a7_100t.bitMay 5, 2025, 2:43:38 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 5, 2025, 2:42:39 AM19.71 KiB
digilent_arty_a7_control_sets.rptMay 5, 2025, 2:42:39 AM18.13 KiB
digilent_arty_a7_drc.rptMay 5, 2025, 2:43:17 AM9.28 KiB
digilent_arty_a7_io.rptMay 5, 2025, 2:42:39 AM96.82 KiB
digilent_arty_a7_power.rptMay 5, 2025, 2:43:18 AM8.70 KiB
digilent_arty_a7_route_status.rptMay 5, 2025, 2:43:15 AM651 B
digilent_arty_a7_timing.rptMay 5, 2025, 2:43:17 AM22.59 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 5, 2025, 2:42:38 AM6.80 KiB
digilent_arty_a7_utilization_place.rptMay 5, 2025, 2:42:39 AM10.74 KiB
LICENSEMay 5, 2025, 2:41:04 AM11.09 KiB
processor_ci_defines.vhMay 5, 2025, 2:41:10 AM300 B
README.mdMay 5, 2025, 2:41:04 AM9.81 KiB
simulation.outMay 5, 2025, 2:41:05 AM200.45 KiB