Skip to content

Workspace

/ pulpino /
.git
.Xil
ci
doc
fpga
ips
rtl
sw
tb
vsim
.gitignoreApr 29, 2025, 4:25:27 AM34 B
.gitlab-ci.ymlApr 29, 2025, 4:25:27 AM2.53 KiB
build_digilent_arty_a7_100t.tclApr 29, 2025, 4:25:33 AM5.08 KiB
clockInfo.txtApr 29, 2025, 4:26:30 AM375 B
create-archive.pyApr 29, 2025, 4:25:27 AM1.54 KiB
digilent_arty_a7_100t.bitApr 29, 2025, 4:27:24 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 29, 2025, 4:26:34 AM16.56 KiB
digilent_arty_a7_control_sets.rptApr 29, 2025, 4:26:34 AM12.48 KiB
digilent_arty_a7_drc.rptApr 29, 2025, 4:27:05 AM2.36 KiB
digilent_arty_a7_io.rptApr 29, 2025, 4:26:34 AM96.82 KiB
digilent_arty_a7_power.rptApr 29, 2025, 4:27:06 AM8.55 KiB
digilent_arty_a7_route_status.rptApr 29, 2025, 4:27:04 AM651 B
digilent_arty_a7_timing.rptApr 29, 2025, 4:27:05 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 29, 2025, 4:26:33 AM3.09 KiB
digilent_arty_a7_utilization_place.rptApr 29, 2025, 4:26:33 AM10.57 KiB
generate-scripts.pyApr 29, 2025, 4:25:27 AM2.37 KiB
ips_list.ymlApr 29, 2025, 4:25:27 AM1.24 KiB
LICENSEApr 29, 2025, 4:25:27 AM10.15 KiB
processor_ci_defines.vhApr 29, 2025, 4:25:33 AM300 B
README.mdApr 29, 2025, 4:25:27 AM7.75 KiB
update-ips.pyApr 29, 2025, 4:25:27 AM2.87 KiB