Skip to content

Workspace

/ pulpino /
.git
.Xil
ci
doc
fpga
ips
rtl
sw
tb
vsim
.gitignoreMay 5, 2025, 4:25:27 AM34 B
.gitlab-ci.ymlMay 5, 2025, 4:25:27 AM2.53 KiB
build_digilent_arty_a7_100t.tclMay 5, 2025, 4:25:34 AM5.08 KiB
clockInfo.txtMay 5, 2025, 4:26:30 AM375 B
create-archive.pyMay 5, 2025, 4:25:27 AM1.54 KiB
digilent_arty_a7_100t.bitMay 5, 2025, 4:27:25 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 5, 2025, 4:26:35 AM16.56 KiB
digilent_arty_a7_control_sets.rptMay 5, 2025, 4:26:34 AM12.48 KiB
digilent_arty_a7_drc.rptMay 5, 2025, 4:27:06 AM2.36 KiB
digilent_arty_a7_io.rptMay 5, 2025, 4:26:34 AM96.82 KiB
digilent_arty_a7_power.rptMay 5, 2025, 4:27:07 AM8.55 KiB
digilent_arty_a7_route_status.rptMay 5, 2025, 4:27:05 AM651 B
digilent_arty_a7_timing.rptMay 5, 2025, 4:27:06 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 5, 2025, 4:26:34 AM3.09 KiB
digilent_arty_a7_utilization_place.rptMay 5, 2025, 4:26:34 AM10.57 KiB
generate-scripts.pyMay 5, 2025, 4:25:27 AM2.37 KiB
ips_list.ymlMay 5, 2025, 4:25:27 AM1.24 KiB
LICENSEMay 5, 2025, 4:25:27 AM10.15 KiB
processor_ci_defines.vhMay 5, 2025, 4:25:34 AM300 B
README.mdMay 5, 2025, 4:25:27 AM7.75 KiB
update-ips.pyMay 5, 2025, 4:25:28 AM2.87 KiB